linux-kernel - Re: [RFC PATCH v12 01/17] dlb: add skeleton for DLB driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Tue, 21 Dec 2021 10:53:36 +0100
From:   Andrew Lunn <andrew@...n.ch>
To:     Mike Ximing Chen <mike.ximing.chen@...el.com>
Cc:     linux-kernel@...r.kernel.org, arnd@...db.de,
        gregkh@...uxfoundation.org, dan.j.williams@...el.com,
        pierre-louis.bossart@...ux.intel.com, netdev@...r.kernel.org,
        davem@...emloft.net, kuba@...nel.org
Subject: Re: [RFC PATCH v12 01/17] dlb: add skeleton for DLB driver

> +The following diagram shows a typical packet processing pipeline with the Intel DLB.
> +
> +                              WC1              WC4
> + +-----+   +----+   +---+  /      \  +---+  /      \  +---+   +----+   +-----+
> + |NIC  |   |Rx  |   |DLB| /        \ |DLB| /        \ |DLB|   |Tx  |   |NIC  |
> + |Ports|---|Core|---|   |-----WC2----|   |-----WC5----|   |---|Core|---|Ports|
> + +-----+   -----+   +---+ \        / +---+ \        / +---+   +----+   ------+
> +                           \      /         \      /
> +                              WC3              WC6

This is the only mention of NIC here. Does the application interface
to the network stack in the usual way to receive packets from the
TCP/IP stack up into user space and then copy it back down into the
MMIO block for it to enter the DLB for the first time? And at the end
of the path, does the application copy it from the MMIO into a
standard socket for TCP/IP processing to be send out the NIC?

Do you even needs NICs here? Could the data be coming of a video
camera and you are distributing image processing over a number of
cores?

	 Andrew