| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20211223093223.4725-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
Date: Thu, 23 Dec 2021 09:32:23 +0000
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
To: Geert Uytterhoeven <geert+renesas@...der.be>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>
Cc: Biju Das <biju.das.jz@...renesas.com>,
linux-renesas-soc@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org,
Prabhakar <prabhakar.csengg@...il.com>
Subject: [PATCH] clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3
As per the HW manual (Rev.1.00 Sep, 2021) PLL2 and PLL3 should be 1600MHz,
but with current multiplier and divider values this resulted to 1596MHz.
This patch updates the multiplier and divider values for PLL2 and PLL3
so that we get the exact (1600MHz) values.
Fixes: 17f0ff3d49ff1 ("clk: renesas: Add support for R9A07G044 SoC")
Suggested-by: Biju Das <biju.das.jz@...renesas.com>
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@...renesas.com>
---
Hi,
Below is the log for before and after this patch.
Clock output before the patch:
root@...rc-rzg2l:~# cat /sys/kernel/debug/clk/clk_summary | grep -E 'pll1|pll2|pll3'
.pll3 1 2 0 1596000000 0 0 50000 Y
.pll3_div2 1 1 0 798000000 0 0 50000 Y
.pll3_div2_4 3 3 0 199500000 0 0 50000 Y
.pll3_div2_4_2 2 2 0 99750000 0 0 50000 Y
.pll3_div2_2 0 0 0 399000000 0 0 50000 Y
.pll3_533 0 2 0 532000000 0 0 50000 Y
.sel_pll3_3 0 1 0 532000000 0 0 50000 Y
.pll3_400 0 0 0 399000000 0 0 50000 Y
.pll2 2 2 0 1596000000 0 0 50000 Y
.pll2_div2 1 2 0 798000000 0 0 50000 Y
.pll2_div2_10 0 1 0 79800000 0 0 50000 Y
.pll2_div2_8 1 1 0 99750000 0 0 50000 Y
.pll1 0 0 0 1200000000 0 0 50000 Y
root@...rc-rzg2l:~#
Clock output after the patch:
root@...rc-rzg2l:~# cat /sys/kernel/debug/clk/clk_summary | grep -E 'pll1|pll2|pll3'
.pll3 1 2 0 1600000000 0 0 50000 Y
.pll3_div2 1 1 0 800000000 0 0 50000 Y
.pll3_div2_4 3 3 0 200000000 0 0 50000 Y
.pll3_div2_4_2 2 2 0 100000000 0 0 50000 Y
.pll3_div2_2 0 0 0 400000000 0 0 50000 Y
.pll3_533 0 2 0 533333333 0 0 50000 Y
.sel_pll3_3 0 1 0 533333333 0 0 50000 Y
.pll3_400 0 0 0 400000000 0 0 50000 Y
.pll2 2 2 0 1600000000 0 0 50000 Y
.pll2_div2 1 2 0 800000000 0 0 50000 Y
.pll2_div2_10 0 1 0 80000000 0 0 50000 Y
.pll2_div2_8 1 1 0 100000000 0 0 50000 Y
.pll1 0 0 0 1200000000 0 0 50000 Y
root@...rc-rzg2l:~#
Cheers,
Prabhakar
---
drivers/clk/renesas/r9a07g044-cpg.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/clk/renesas/r9a07g044-cpg.c b/drivers/clk/renesas/r9a07g044-cpg.c
index f4537345126d..22923f8949b1 100644
--- a/drivers/clk/renesas/r9a07g044-cpg.c
+++ b/drivers/clk/renesas/r9a07g044-cpg.c
@@ -89,8 +89,8 @@ static const struct cpg_core_clk r9a07g044_core_clks[] __initconst = {
DEF_FIXED(".osc", R9A07G044_OSCCLK, CLK_EXTAL, 1, 1),
DEF_FIXED(".osc_div1000", CLK_OSC_DIV1000, CLK_EXTAL, 1, 1000),
DEF_SAMPLL(".pll1", CLK_PLL1, CLK_EXTAL, PLL146_CONF(0)),
- DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 133, 2),
- DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 133, 2),
+ DEF_FIXED(".pll2", CLK_PLL2, CLK_EXTAL, 200, 3),
+ DEF_FIXED(".pll3", CLK_PLL3, CLK_EXTAL, 200, 3),
DEF_FIXED(".pll3_400", CLK_PLL3_400, CLK_PLL3, 1, 4),
DEF_FIXED(".pll3_533", CLK_PLL3_533, CLK_PLL3, 1, 3),
--
2.17.1
Powered by blists - more mailing lists