[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <3188F71E-93A4-452E-A730-A2F393067346@jrtc27.com>
Date: Fri, 24 Dec 2021 23:25:01 +0000
From: Jessica Clarke <jrtc27@...c27.com>
To: Atish Patra <atishp@...shpatra.org>
Cc: linux-kernel@...r.kernel.org, Atish Patra <atishp@...osinc.com>,
Albert Ou <aou@...s.berkeley.edu>,
Anup Patel <anup@...infault.org>,
Damien Le Moal <damien.lemoal@....com>,
devicetree@...r.kernel.org, Jisheng Zhang <jszhang@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
linux-riscv@...ts.infradead.org,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Rob Herring <robh+dt@...nel.org>
Subject: Re: [PATCH v1 2/2] dt-bindings: riscv: Add DT binding for RISC-V ISA
extensions
On 24 Dec 2021, at 21:16, Atish Patra <atishp@...shpatra.org> wrote:
>
> RISC-V ISA extensions can be single letter or multi-letter names.
> The single letter extensions are mostly base extensions and encoded in
> "riscv,isa" DT property. However, parsing the multi-letter extensions
> via the isa string is cumbersome and is not scalable.
>
> Add a new DT node for multi-letter extensions.
>
> Signed-off-by: Atish Patra <atishp@...osinc.com>
> ---
> Documentation/devicetree/bindings/riscv/cpus.yaml | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/riscv/cpus.yaml b/Documentation/devicetree/bindings/riscv/cpus.yaml
> index aa5fb64d57eb..6c4eecf389a9 100644
> --- a/Documentation/devicetree/bindings/riscv/cpus.yaml
> +++ b/Documentation/devicetree/bindings/riscv/cpus.yaml
> @@ -78,6 +78,15 @@ properties:
> - rv64imac
> - rv64imafdc
>
> + riscv,isa-ext:
> + description:
> + Identifies the specific RISC-V instruction set architecture extensions
> + supported by one or multiple harts. All the multi-letter extensions
> + should be listed here as a boolean property. This subnode can be under
> + /cpus or under individual cpu node. In case of former, it represent
> + the common ISA extensions for all harts. The name of the boolean property
> + must match the actual ISA extension name in all lowercase format.
I don’t see why this needs explicitly calling out, that’s true in
general of cpu node properties (3.8p4 of the Devicetree spec v0.4-rc1 /
v0.3-40-g7e1cc17), not that I like it.
Jess
Powered by blists - more mailing lists