[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <20211229160245.1338-4-jszhang@kernel.org>
Date: Thu, 30 Dec 2021 00:02:41 +0800
From: Jisheng Zhang <jszhang@...nel.org>
To: Shawn Guo <shawnguo@...nel.org>, Li Yang <leoyang.li@....com>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>,
Russell King <linux@...linux.org.uk>,
Andrew Lunn <andrew@...n.ch>,
Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>,
Thierry Reding <thierry.reding@...il.com>,
Jonathan Hunter <jonathanh@...dia.com>,
Kunihiko Hayashi <hayashi.kunihiko@...ionext.com>,
Masami Hiramatsu <mhiramat@...nel.org>,
Nobuhiro Iwamatsu <nobuhiro1.iwamatsu@...hiba.co.jp>
Cc: linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org,
linux-tegra@...r.kernel.org
Subject: [PATCH 3/7] arm64: dts: uniphier: Remove unused num-viewport from pcie node
After commit 281f1f99cf3a("PCI: dwc: Detect number of iATU windows"),
the number of iATU windows is detected at runtime, what's more,
the 'num-viewport' property parsing has been removed, so remove the
unused num-viewport from pcie nodes.
Signed-off-by: Jisheng Zhang <jszhang@...nel.org>
---
arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi | 1 -
arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi | 1 -
2 files changed, 2 deletions(-)
diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
index 8f2c1c1e2c64..cc7a18591921 100644
--- a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
+++ b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
@@ -905,7 +905,6 @@ pcie: pcie@...00000 {
clocks = <&sys_clk 24>;
resets = <&sys_rst 24>;
num-lanes = <1>;
- num-viewport = <1>;
bus-range = <0x0 0xff>;
device_type = "pci";
ranges =
diff --git a/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi b/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi
index be97da132258..7646d14d1fa9 100644
--- a/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi
+++ b/arch/arm64/boot/dts/socionext/uniphier-pxs3.dtsi
@@ -802,7 +802,6 @@ pcie: pcie@...00000 {
clocks = <&sys_clk 24>;
resets = <&sys_rst 24>;
num-lanes = <1>;
- num-viewport = <1>;
bus-range = <0x0 0xff>;
device_type = "pci";
ranges =
--
2.34.1
Powered by blists - more mailing lists