[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <2b0ccceb-4a6f-387f-42ae-b1043ee751c9@redhat.com>
Date: Thu, 30 Dec 2021 19:38:39 +0100
From: Hans de Goede <hdegoede@...hat.com>
To: Andy Shevchenko <andy.shevchenko@...il.com>
Cc: Mark Gross <markgross@...nel.org>,
Andy Shevchenko <andy@...radead.org>,
Lee Jones <lee.jones@...aro.org>,
Stephan Gerhold <stephan@...hold.net>,
Platform Driver <platform-driver-x86@...r.kernel.org>,
Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 1/4] mfd: intel_soc_pmic_crc: Sort cells by IRQ order
Hi Andy,
On 12/25/21 15:20, Andy Shevchenko wrote:
> On Sat, Dec 25, 2021 at 1:55 PM Hans de Goede <hdegoede@...hat.com> wrote:
>>
>> The cells for the Crystal Cove PMIC are already mostly sorted by
>> function / IRQ order. Move the ADC cell so that they are fully sorted.
>>
>> Also move some of the resource definitions so that their order matches
>> the (new) order of the cells.
>
>
> ...
>
>> #define CRYSTAL_COVE_IRQ_GPIO 5
>
>
>> {
>
> As Lee commented once in p2sb patch series I think it makes sense here
> as well, i.e.
>
> [CRYSTAL_COVE_IRQ_GPIO] = {
>
>> .name = "crystal_cove_gpio",
>> .num_resources = ARRAY_SIZE(gpio_resources),
>
> What do you think?
There are also cells without IRQs, e.g. for the ACPI PMIC OpRegion
driver to bind to. So we cannot (consistently) do this.
Regards,
Hans
Powered by blists - more mailing lists