linux-kernel - [GIT PULL] ras/core for v5.17

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-ID: <YdwaVT1HCfqZZRFr@zn.tnic>
Date:   Mon, 10 Jan 2022 12:36:53 +0100
From:   Borislav Petkov <bp@...e.de>
To:     Linus Torvalds <torvalds@...ux-foundation.org>
Cc:     x86-ml <x86@...nel.org>, lkml <linux-kernel@...r.kernel.org>
Subject: [GIT PULL] ras/core for v5.17

Hi Linus,

please pull what looks like a relatively big amount of movements in
RAS-land this time around, for 5.17.

Thx.

---

The following changes since commit fa55b7dcdc43c1aa1ba12bca9d2dd4318c2a0dbf:

  Linux 5.16-rc1 (2021-11-14 13:56:52 -0800)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip.git tags/ras_core_for_v5.17_rc1

for you to fetch changes up to 3376136300a00df9a864b88fa969177d6c3be8e5:

  x86/mce: Reduce number of machine checks taken during recovery (2021-12-31 18:22:32 +0100)

----------------------------------------------------------------
- First part of a series to move the AMD address translation code from
arch/x86/ to amd64_edac as that is its only user anyway

- Some MCE error injection improvements to the AMD side

- Reorganization of the #MC handler code and the facilities it calls to
make it noinstr-safe

- Add support for new AMD MCA bank types and non-uniform banks layout

- The usual set of cleanups and fixes

----------------------------------------------------------------
Borislav Petkov (13):
      x86/mce: Do not use memset to clear the banks bitmaps
      x86/mce: Remove function-local cpus variables
      x86/mce: Use mce_rdmsrl() in severity checking code
      x86/mce: Remove noinstr annotation from mce_setup()
      x86/mce: Allow instrumentation during task work queueing
      x86/mce: Prevent severity computation from being instrumented
      x86/mce: Mark mce_panic() noinstr
      x86/mce: Mark mce_end() noinstr
      x86/mce: Mark mce_read_aux() noinstr
      x86/mce: Move the tainting outside of the noinstr region
      x86/mce: Mark mce_timed_out() noinstr
      x86/mce: Mark mce_start() noinstr
      x86/mce: Check regs before accessing it

Smita Koralahalli (2):
      x86/mce/inject: Check if a bank is populated before injecting
      x86/mce/inject: Set the valid bit in MCA_STATUS before error injection

Yazen Ghannam (6):
      x86/MCE/AMD, EDAC/amd64: Move address translation to AMD64 EDAC
      x86/amd_nb, EDAC/amd64: Move DF Indirect Read to AMD64 EDAC
      EDAC/amd64: Allow for DF Indirect Broadcast reads
      EDAC/amd64: Add context struct
      x86/MCE/AMD, EDAC/mce_amd: Add new SMCA bank types
      x86/MCE/AMD, EDAC/mce_amd: Support non-uniform MCA bank type enumeration

Youquan Song (1):
      x86/mce: Reduce number of machine checks taken during recovery

Zhang Zixun (1):
      x86/mce/inject: Avoid out-of-bounds write when setting flags

Zhaolong Zhang (1):
      x86/mce: Get rid of cpu_missing

 arch/x86/include/asm/amd_nb.h           |   1 -
 arch/x86/include/asm/mce.h              |  28 +---
 arch/x86/kernel/amd_nb.c                |  49 +-----
 arch/x86/kernel/cpu/mce/amd.c           | 280 ++++++--------------------------
 arch/x86/kernel/cpu/mce/core.c          | 149 ++++++++++++-----
 arch/x86/kernel/cpu/mce/inject.c        |  46 +++++-
 arch/x86/kernel/cpu/mce/internal.h      |   2 +
 arch/x86/kernel/cpu/mce/severity.c      |  41 +++--
 arch/x86/lib/copy_user_64.S             |   9 +
 drivers/edac/amd64_edac.c               | 275 +++++++++++++++++++++++++++++++
 drivers/edac/mce_amd.c                  | 146 +++++++++++++++--
 drivers/gpu/drm/amd/amdgpu/amdgpu_ras.c |   2 +-
 12 files changed, 653 insertions(+), 375 deletions(-)


-- 
Regards/Gruss,
    Boris.

SUSE Software Solutions Germany GmbH, GF: Ivo Totev, HRB 36809, AG Nürnberg