[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0b584dfd-04f6-d7f7-f08a-003b89e557f5@gmail.com>
Date: Wed, 12 Jan 2022 14:22:31 +0300
From: Dmitry Osipenko <digetx@...il.com>
To: Ashish Mhetre <amhetre@...dia.com>, thierry.reding@...il.com,
jonathanh@...dia.com, linux-tegra@...r.kernel.org,
krzysztof.kozlowski@...onical.com, linux-kernel@...r.kernel.org
Cc: Snikam@...dia.com, vdumpa@...dia.com
Subject: Re: [Patch V1 3/4] memory: tegra: add mc-err support for T186
11.01.2022 21:45, Ashish Mhetre пишет:
> #define MC_INT_DECERR_ROUTE_SANITY BIT(20)
> #define MC_INT_WCAM_ERR BIT(19)
> #define MC_INT_SCRUB_ECC_WR_ACK BIT(18)
I don't see where these errors are handled in the code. Is documentation
that explains these bits publicly available?
Powered by blists - more mailing lists