lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 11 Jan 2022 19:29:53 -0600 From: Rob Herring <robh@...nel.org> To: Pali Rohár <pali@...nel.org> Cc: Krzysztof Wilczyński <kw@...ux.com>, Thomas Petazzoni <thomas.petazzoni@...tlin.com>, linux-arm-kernel@...ts.infradead.org, Rob Herring <robh+dt@...nel.org>, Bjorn Helgaas <bhelgaas@...gle.com>, Marek Behún <kabel@...nel.org>, linux-pci@...r.kernel.org, linux-kernel@...r.kernel.org, Russell King <rmk+kernel@...linux.org.uk>, devicetree@...r.kernel.org, Andrew Lunn <andrew@...n.ch>, Gregory Clement <gregory.clement@...tlin.com>, Lorenzo Pieralisi <lorenzo.pieralisi@....com> Subject: Re: [PATCH 04/11] dt-bindings: PCI: mvebu: Add num-lanes property On Wed, 05 Jan 2022 16:02:32 +0100, Pali Rohár wrote: > Controller driver needs to correctly configure PCIe link if it contains 1 > or 4 SerDes PCIe lanes. Therefore add a new 'num-lanes' DT property for > mvebu PCIe controller. Property 'num-lanes' seems to be de-facto standard > way how number of lanes is specified in other PCIe controllers. > > Signed-off-by: Pali Rohár <pali@...nel.org> > --- > Documentation/devicetree/bindings/pci/mvebu-pci.txt | 11 +++++++++++ > 1 file changed, 11 insertions(+) > Acked-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists