linux-kernel - Re: [PATCH v15 12/13] firmware: imx: scu-pd: imx8q: add vpu mu resources

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <7e49399a-beb1-9dda-8bae-b715162f4fb9@xs4all.nl>
Date:   Tue, 25 Jan 2022 13:24:25 +0100
From:   Hans Verkuil <hverkuil-cisco@...all.nl>
To:     shawnguo@...nel.org
Cc:     kernel@...gutronix.de, festevam@...il.com, linux-imx@....com,
        aisheng.dong@....com, linux-media@...r.kernel.org,
        linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org,
        Ming Qian <ming.qian@....com>, s.hauer@...gutronix.de
Subject: Re: [PATCH v15 12/13] firmware: imx: scu-pd: imx8q: add vpu mu
 resources

Shawn, can you Ack this? I think it makes sense if I take this one through the
media subsystem.

Alternatively, if you prefer to take this patch yourself, then let me know.

Regards,

	Hans

On 25/01/2022 08:11, Ming Qian wrote:
> the vpu core depends on the mu resources.
> if they're missed, the vpu can't work.
> 
> Signed-off-by: Ming Qian <ming.qian@....com>
> Signed-off-by: Shijie Qin <shijie.qin@....com>
> Signed-off-by: Zhou Peng <eagle.zhou@....com>
> ---
>  drivers/firmware/imx/scu-pd.c | 4 ++++
>  1 file changed, 4 insertions(+)
> 
> diff --git a/drivers/firmware/imx/scu-pd.c b/drivers/firmware/imx/scu-pd.c
> index ff6569c4a53b..af3d057e6421 100644
> --- a/drivers/firmware/imx/scu-pd.c
> +++ b/drivers/firmware/imx/scu-pd.c
> @@ -155,6 +155,10 @@ static const struct imx_sc_pd_range imx8qxp_scu_pd_ranges[] = {
>  	{ "vpu-pid", IMX_SC_R_VPU_PID0, 8, true, 0 },
>  	{ "vpu-dec0", IMX_SC_R_VPU_DEC_0, 1, false, 0 },
>  	{ "vpu-enc0", IMX_SC_R_VPU_ENC_0, 1, false, 0 },
> +	{ "vpu-enc1", IMX_SC_R_VPU_ENC_1, 1, false, 0 },
> +	{ "vpu-mu0", IMX_SC_R_VPU_MU_0, 1, false, 0 },
> +	{ "vpu-mu1", IMX_SC_R_VPU_MU_1, 1, false, 0 },
> +	{ "vpu-mu2", IMX_SC_R_VPU_MU_2, 1, false, 0 },
>  
>  	/* GPU SS */
>  	{ "gpu0-pid", IMX_SC_R_GPU_0_PID0, 4, true, 0 },