lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 27 Jan 2022 03:47:21 +0530 From: Bhupesh Sharma <bhupesh.sharma@...aro.org> To: linux-arm-msm@...r.kernel.org Cc: bhupesh.sharma@...aro.org, bhupesh.linux@...il.com, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org, robh+dt@...nel.org, agross@...nel.org, sboyd@...nel.org, tdas@...eaurora.org, mturquette@...libre.com, linux-clk@...r.kernel.org, bjorn.andersson@...aro.org, davem@...emloft.net, netdev@...r.kernel.org, Vinod Koul <vkoul@...nel.org> Subject: [PATCH 4/8] arm64: dts: qcom: sm8150: add ethernet node From: Vinod Koul <vkoul@...nel.org> SM8150 SoC supports ethqos ethernet controller so add the node for it Cc: Bjorn Andersson <bjorn.andersson@...aro.org> Signed-off-by: Vinod Koul <vkoul@...nel.org> [bhsharma: Correct ethernet interrupt numbers and add power-domain] Signed-off-by: Bhupesh Sharma <bhupesh.sharma@...aro.org> --- arch/arm64/boot/dts/qcom/sm8150.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/sm8150.dtsi b/arch/arm64/boot/dts/qcom/sm8150.dtsi index 463732bcfc07..70cf4651598a 100644 --- a/arch/arm64/boot/dts/qcom/sm8150.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8150.dtsi @@ -915,6 +915,33 @@ gpi_dma0: dma-controller@...000 { status = "disabled"; }; + ethernet: ethernet@...00 { + compatible = "qcom,sm8150-ethqos"; + reg = <0x0 0x00020000 0x0 0x10000>, + <0x0 0x00036000 0x0 0x100>; + reg-names = "stmmaceth", "rgmii"; + clock-names = "stmmaceth", "pclk", "ptp_ref", "rgmii"; + clocks = <&gcc GCC_EMAC_AXI_CLK>, + <&gcc GCC_EMAC_SLV_AHB_CLK>, + <&gcc GCC_EMAC_PTP_CLK>, + <&gcc GCC_EMAC_RGMII_CLK>; + interrupts = <GIC_SPI 689 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 699 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "macirq", "eth_lpi"; + + power-domains = <&gcc EMAC_GDSC>; + resets = <&gcc GCC_EMAC_BCR>; + + iommus = <&apps_smmu 0x3C0 0x0>; + + snps,tso; + rx-fifo-depth = <4096>; + tx-fifo-depth = <4096>; + + status = "disabled"; + }; + + qupv3_id_0: geniqup@...000 { compatible = "qcom,geni-se-qup"; reg = <0x0 0x008c0000 0x0 0x6000>; -- 2.34.1
Powered by blists - more mailing lists