lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Wed, 26 Jan 2022 10:38:22 +0000
From:   Boris Petkov <bp@...en8.de>
To:     Adrian Hunter <adrian.hunter@...el.com>,
        Peter Zijlstra <peterz@...radead.org>
CC:     Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
        Andi Kleen <ak@...ux.intel.com>,
        Arnaldo Carvalho de Melo <acme@...nel.org>,
        linux-kernel@...r.kernel.org, Ingo Molnar <mingo@...hat.com>,
        Jiri Olsa <jolsa@...hat.com>, x86@...nel.org,
        Dave Hansen <dave.hansen@...ux.intel.com>,
        H Peter Anvin <hpa@...or.com>
Subject: Re: [PATCH 1/2] perf/x86/intel/pt: Add a capability and config bit for event tracing

On January 24, 2022 8:06:50 AM UTC, Adrian Hunter <adrian.hunter@...el.com> wrote:
>From: Alexander Shishkin <alexander.shishkin@...ux.intel.com>
>
>As of Intel SDM (https://www.intel.com/sdm) version 076, there is a new
>Intel PT feature called Event Trace which is enabled config bit 31.
>
>Event Trace exposes details about asynchronous events such as interrupts
>and VM-Entry/Exit.
>
>Add a capability and config bit for Event Trace.
>
>Signed-off-by: Alexander Shishkin <alexander.shishkin@...ux.intel.com>
>Reviewed-by: Adrian Hunter <adrian.hunter@...el.com>

These patches need your SOB to represent that you have handled them on their way upstream. 

-- 
Sent from a small device: formatting sux and brevity is inevitable. 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ