| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <3d5e8c74-958f-0d43-0579-ee07dff9ee58@collabora.com>
Date: Thu, 27 Jan 2022 13:06:02 +0100
From: AngeloGioacchino Del Regno
<angelogioacchino.delregno@...labora.com>
To: "jason-jh.lin" <jason-jh.lin@...iatek.com>,
Rob Herring <robh+dt@...nel.org>,
Linus Walleij <linus.walleij@...aro.org>,
Matthias Brugger <matthias.bgg@...il.com>,
Paolo Bonzini <pbonzini@...hat.com>,
Sean Christopherson <seanjc@...gle.com>,
maciej.szmigiero@...cle.com, David Matlack <dmatlack@...gle.com>,
Jing Zhang <jingzhangos@...gle.com>,
Marc Zyngier <maz@...nel.org>,
Bartosz Golaszewski <bgolaszewski@...libre.com>,
Sean Wang <sean.wang@...iatek.com>,
Tinghan Shen <tinghan.shen@...iatek.com>
Cc: devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-mediatek@...ts.infradead.org, linux-kernel@...r.kernel.org,
Project_Global_Chrome_Upstream_Group@...iatek.com,
ryder.lee@...nel.org, wenst@...omium.org,
chunfeng.yun@...iatek.com, Seiya Wang <seiya.wang@...iatek.com>,
moudy.ho@...iatek.com, roy-cw.yeh@...iatek.com,
nancy.lin@...iatek.com, singo.chang@...iatek.com,
Macpaul.Lin@...iatek.com
Subject: Re: [PATCH] arm64: dts: mt8195: add display node for vdosys0
Il 26/01/22 10:33, jason-jh.lin ha scritto:
> Add display node for vdosys0.
>
> Signed-off-by: jason-jh.lin <jason-jh.lin@...iatek.com>
> ---
> This patch depends on series [1]
> [1] Add Mediatek Soc DRM (vdosys0) support for mt8195
> - https://patchwork.kernel.org/project/linux-mediatek/list/?series=608548
>
> This patch is based on [2][3][4]
> [2] arm64: dts: Add mediatek SoC mt8195 and evaluation board
> - https://patchwork.kernel.org/project/linux-mediatek/patch/20220112114724.1953-4-tinghan.shen@mediatek.com/
> [3] arm64: dts: mt8195: add IOMMU and smi nodes
> - https://patchwork.kernel.org/project/linux-mediatek/patch/20210615173233.26682-15-tinghan.shen@mediatek.com/
> [4] arm64: dts: mt8195: add gce node
> - https://patchwork.kernel.org/project/linux-mediatek/patch/20220126090109.32143-1-jason-jh.lin@mediatek.com/
> ---
> arch/arm64/boot/dts/mediatek/mt8195.dtsi | 123 +++++++++++++++++++++++
> 1 file changed, 123 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/mediatek/mt8195.dtsi b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> index d778ca598d18..cc3a9e898c77 100644
> --- a/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> +++ b/arch/arm64/boot/dts/mediatek/mt8195.dtsi
> @@ -1067,5 +1067,128 @@
> reg = <0 0x1b000000 0 0x1000>;
> #clock-cells = <1>;
> };
> +
> + ovl0: disp_ovl@...00000 {
Please be consistent with the other SoC DTs: call this ovl@...00000
> + compatible = "mediatek,mt8195-disp-ovl",
> + "mediatek,mt8192-disp-ovl";
> + reg = <0 0x1c000000 0 0x1000>;
> + interrupts = <GIC_SPI 636 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_OVL0>;
> + iommus = <&iommu_vdo M4U_PORT_L0_DISP_OVL0_RDMA0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x0000 0x1000>;
> + };
> +
> + rdma0: disp_rdma@...02000 {
...this is just rdma
> + compatible = "mediatek,mt8195-disp-rdma";
> + reg = <0 0x1c002000 0 0x1000>;
> + interrupts = <GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_RDMA0>;
> + iommus = <&iommu_vdo M4U_PORT_L0_DISP_RDMA0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x2000 0x1000>;
> + };
> +
> + color0: disp_color@...03000 {
color@...
> + compatible = "mediatek,mt8195-disp-color",
> + "mediatek,mt8173-disp-color";
> + reg = <0 0x1c003000 0 0x1000>;
> + interrupts = <GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_COLOR0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x3000 0x1000>;
> + };
> +
> + ccorr0: disp_ccorr@...04000 {
ccorr@...
> + compatible = "mediatek,mt8195-disp-ccorr",
> + "mediatek,mt8192-disp-ccorr";
> + reg = <0 0x1c004000 0 0x1000>;
> + interrupts = <GIC_SPI 640 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_CCORR0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x4000 0x1000>;
> + };
> +
> + aal0: disp_aal@...05000 {
aal@...
> + compatible = "mediatek,mt8195-disp-aal",
> + "mediatek,mt8173-disp-aal";
> + reg = <0 0x1c005000 0 0x1000>;
> + interrupts = <GIC_SPI 641 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_AAL0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x5000 0x1000>;
> + };
> +
> + gamma0: disp_gamma@...06000 {
gamma@...
> + compatible = "mediatek,mt8195-disp-gamma",
> + "mediatek,mt8173-disp-gamma";
> + reg = <0 0x1c006000 0 0x1000>;
> + interrupts = <GIC_SPI 642 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_GAMMA0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x6000 0x1000>;
> + };
> +
> + dither0: disp_dither@...07000 {
dither@....
> + compatible = "mediatek,mt8195-disp-dither",
> + "mediatek,mt8183-disp-dither";
> + reg = <0 0x1c007000 0 0x1000>;
> + interrupts = <GIC_SPI 643 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_DITHER0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x7000 0x1000>;
> + };
> +
> + dsc0: disp_dsc_wrap@...09000 {
dsc@...
> + compatible = "mediatek,mt8195-disp-dsc";
> + reg = <0 0x1c009000 0 0x1000>;
> + interrupts = <GIC_SPI 645 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DSC_WRAP0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c00XXXX 0x9000 0x1000>;
> + };
> +
> + merge0: disp_vpp_merge0@...14000 {
merge@...
> + compatible = "mediatek,mt8195-disp-merge";
> + reg = <0 0x1c014000 0 0x1000>;
> + interrupts = <GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_VPP_MERGE0>;
> + mediatek,gce-client-reg =
> + <&gce0 SUBSYS_1c01XXXX 0x4000 0x1000>;
> + };
> +
> + mutex: disp_mutex0@...16000 {
mutex@....
> + compatible = "mediatek,mt8195-disp-mutex";
> + reg = <0 0x1c016000 0 0x1000>;
> + reg-names = "vdo0_mutex";
> + interrupts = <GIC_SPI 658 IRQ_TYPE_LEVEL_HIGH 0>;
> + power-domains = <&spm MT8195_POWER_DOMAIN_VDOSYS0>;
> + clocks = <&vdosys0 CLK_VDO0_DISP_MUTEX0>;
> + clock-names = "vdo0_mutex";
> + mediatek,gce-events =
> + <CMDQ_EVENT_VDO0_DISP_STREAM_DONE_0>;
> + };
> +
> + vdosys0: syscon@...1a000 {
> + compatible = "mediatek,mt8195-vdosys0", "syscon";
> + reg = <0 0x1c01a000 0 0x1000>;
> + mboxes = <&gce0 0 CMDQ_THR_PRIO_4>;
> + #clock-cells = <1>;
> + };
> +
> + vdosys1: syscon@...00000 {
> + compatible = "mediatek,mt8195-vdosys1", "syscon";
> + reg = <0 0x1c100000 0 0x1000>;
> + #clock-cells = <1>;
> + };
> };
> };
>
Regards,
Angelo
Powered by blists - more mailing lists