lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Tue, 1 Feb 2022 18:19:44 +0100
From:   Paolo Bonzini <pbonzini@...hat.com>
To:     Arnaldo Carvalho de Melo <acme@...nel.org>,
        Jing Liu <jing2.liu@...el.com>
Cc:     Linux Kernel Mailing List <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 1/1 fyi] tools headers cpufeatures: Sync with the kernel
 sources

On 2/1/22 16:21, Arnaldo Carvalho de Melo wrote:
> To pick the changes from:
> 
>    690a757d610e50c2 ("kvm: x86: Add CPUID support for Intel AMX")
> 
> This only causes these perf files to be rebuilt:
> 
>    CC       /tmp/build/perf/bench/mem-memcpy-x86-64-asm.o
>    CC       /tmp/build/perf/bench/mem-memset-x86-64-asm.o
> 
> And addresses this perf build warning:
> 
>    Warning: Kernel ABI header at 'tools/arch/x86/include/asm/cpufeatures.h' differs from latest version at 'arch/x86/include/asm/cpufeatures.h'
>    diff -u tools/arch/x86/include/asm/cpufeatures.h arch/x86/include/asm/cpufeatures.h
> 
> Cc: Jing Liu <jing2.liu@...el.com>
> Cc: Paolo Bonzini <pbonzini@...hat.com>
> Signed-off-by: Arnaldo Carvalho de Melo <acme@...hat.com>
> ---
>   tools/arch/x86/include/asm/cpufeatures.h | 2 ++
>   1 file changed, 2 insertions(+)
> 
> diff --git a/tools/arch/x86/include/asm/cpufeatures.h b/tools/arch/x86/include/asm/cpufeatures.h
> index 18de5f76f19856b1..6db4e2932b3d8657 100644
> --- a/tools/arch/x86/include/asm/cpufeatures.h
> +++ b/tools/arch/x86/include/asm/cpufeatures.h
> @@ -299,7 +299,9 @@
>   /* Intel-defined CPU features, CPUID level 0x00000007:1 (EAX), word 12 */
>   #define X86_FEATURE_AVX_VNNI		(12*32+ 4) /* AVX VNNI instructions */
>   #define X86_FEATURE_AVX512_BF16		(12*32+ 5) /* AVX512 BFLOAT16 instructions */
> +#define X86_FEATURE_AMX_BF16		(18*32+22) /* AMX bf16 Support */
>   #define X86_FEATURE_AMX_TILE		(18*32+24) /* AMX tile Support */
> +#define X86_FEATURE_AMX_INT8		(18*32+25) /* AMX int8 Support */
>   
>   /* AMD-defined CPU features, CPUID level 0x80000008 (EBX), word 13 */
>   #define X86_FEATURE_CLZERO		(13*32+ 0) /* CLZERO instruction */

Thanks!

Paolo

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ