[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <30df2340-c3b6-a5f2-5e7e-32eb89a51b68@arm.com>
Date: Thu, 3 Feb 2022 12:10:13 +0000
From: Suzuki K Poulose <suzuki.poulose@....com>
To: James Clark <james.clark@....com>, mathieu.poirier@...aro.org,
coresight@...ts.linaro.org
Cc: leo.yan@...aro.com, mike.leach@...aro.org,
Leo Yan <leo.yan@...aro.org>,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH 1/1] coresight: no-op refactor to make INSTP0 check more
idiomatic
On 03/02/2022 11:53, James Clark wrote:
> The spec says this:
>
> P0 tracing support field. The permitted values are:
> 0b00 Tracing of load and store instructions as P0 elements is not
> supported.
> 0b11 Tracing of load and store instructions as P0 elements is
> supported, so TRCCONFIGR.INSTP0 is supported.
>
> All other values are reserved.
>
> The value we are looking for is 0b11 so simplify this. The double read
> and && was a bit obfuscated.
>
> Suggested-by: Suzuki Poulose <suzuki.poulose@....com>
> Signed-off-by: James Clark <james.clark@....com>
Thanks, Queued.
Cheers
Suzuki
Powered by blists - more mailing lists