[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20220205021807.GA2052922@leoy-ThinkPad-X240s>
Date: Sat, 5 Feb 2022 10:18:07 +0800
From: Leo Yan <leo.yan@...aro.org>
To: Ali Saidi <alisaidi@...zon.com>
Cc: Al.Grant@....com, acme@...nel.org,
alexander.shishkin@...ux.intel.com, andrew.kilroy@....com,
benh@...nel.crashing.org, german.gomez@....com,
james.clark@....com, john.garry@...wei.com, jolsa@...hat.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
linux-perf-users@...r.kernel.org, mark.rutland@....com,
mathieu.poirier@...aro.org, mingo@...hat.com, namhyung@...nel.org,
peterz@...radead.org, will@...nel.org
Subject: Re: [PATCH] perf arm-spe: Use SPE data source for neoverse cores
Hi Ali,
On Sat, Feb 05, 2022 at 12:07:19AM +0000, Ali Saidi wrote:
[...]
> >Alternatively, we can support HITM tag for L1/L2 cache levels in perf,
> >this can allow us to match memory topology on Arm64 arch, and it should
> >not introduce any regression on x86 arch.
> >
> >Could you confirm if below code can fix the issue or not?
>
> Yes, that should do it. Want me to repsin this with the changes we discussed?
Yes, please go ahead and thanks a lot for your effort.
Leo
Powered by blists - more mailing lists