lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <20220208153639.255278-14-iwona.winiarska@intel.com> Date: Tue, 8 Feb 2022 16:36:39 +0100 From: Iwona Winiarska <iwona.winiarska@...el.com> To: linux-kernel@...r.kernel.org, openbmc@...ts.ozlabs.org, Greg Kroah-Hartman <gregkh@...uxfoundation.org> Cc: devicetree@...r.kernel.org, linux-aspeed@...ts.ozlabs.org, linux-arm-kernel@...ts.infradead.org, linux-hwmon@...r.kernel.org, linux-doc@...r.kernel.org, Rob Herring <robh+dt@...nel.org>, Joel Stanley <joel@....id.au>, Andrew Jeffery <andrew@...id.au>, Jean Delvare <jdelvare@...e.com>, Guenter Roeck <linux@...ck-us.net>, Arnd Bergmann <arnd@...db.de>, Olof Johansson <olof@...om.net>, Jonathan Corbet <corbet@....net>, Borislav Petkov <bp@...en8.de>, Pierre-Louis Bossart <pierre-louis.bossart@...ux.intel.com>, Tony Luck <tony.luck@...el.com>, Andy Shevchenko <andriy.shevchenko@...ux.intel.com>, Dan Williams <dan.j.williams@...el.com>, Randy Dunlap <rdunlap@...radead.org>, Zev Weiss <zweiss@...inix.com>, David Muller <d.mueller@...oft.ch>, Dave Hansen <dave.hansen@...el.com>, Billy Tsai <billy_tsai@...eedtech.com>, Iwona Winiarska <iwona.winiarska@...el.com> Subject: [PATCH v8 13/13] docs: Add PECI documentation Add a brief overview of PECI and PECI wire interface. The documentation also contains kernel-doc for PECI subsystem internals and PECI CPU Driver API. Signed-off-by: Iwona Winiarska <iwona.winiarska@...el.com> Reviewed-by: Pierre-Louis Bossart <pierre-louis.bossart@...ux.intel.com> --- Documentation/index.rst | 1 + Documentation/peci/index.rst | 16 +++++++++++ Documentation/peci/peci.rst | 51 ++++++++++++++++++++++++++++++++++++ MAINTAINERS | 1 + 4 files changed, 69 insertions(+) create mode 100644 Documentation/peci/index.rst create mode 100644 Documentation/peci/peci.rst diff --git a/Documentation/index.rst b/Documentation/index.rst index b58692d687f6..1988c19d9daf 100644 --- a/Documentation/index.rst +++ b/Documentation/index.rst @@ -138,6 +138,7 @@ needed). scheduler/index mhi/index tty/index + peci/index Architecture-agnostic documentation ----------------------------------- diff --git a/Documentation/peci/index.rst b/Documentation/peci/index.rst new file mode 100644 index 000000000000..989de10416e7 --- /dev/null +++ b/Documentation/peci/index.rst @@ -0,0 +1,16 @@ +.. SPDX-License-Identifier: GPL-2.0-only + +==================== +Linux PECI Subsystem +==================== + +.. toctree:: + + peci + +.. only:: subproject and html + + Indices + ======= + + * :ref:`genindex` diff --git a/Documentation/peci/peci.rst b/Documentation/peci/peci.rst new file mode 100644 index 000000000000..331b1ec00e22 --- /dev/null +++ b/Documentation/peci/peci.rst @@ -0,0 +1,51 @@ +.. SPDX-License-Identifier: GPL-2.0-only + +======== +Overview +======== + +The Platform Environment Control Interface (PECI) is a communication +interface between Intel processor and management controllers +(e.g. Baseboard Management Controller, BMC). +PECI provides services that allow the management controller to +configure, monitor and debug platform by accessing various registers. +It defines a dedicated command protocol, where the management +controller is acting as a PECI originator and the processor - as +a PECI responder. +PECI can be used in both single processor and multiple-processor based +systems. + +NOTE: +Intel PECI specification is not released as a dedicated document, +instead it is a part of External Design Specification (EDS) for given +Intel CPU. External Design Specifications are usually not publicly +available. + +PECI Wire +--------- + +PECI Wire interface uses a single wire for self-clocking and data +transfer. It does not require any additional control lines - the +physical layer is a self-clocked one-wire bus signal that begins each +bit with a driven, rising edge from an idle near zero volts. The +duration of the signal driven high allows to determine whether the bit +value is logic '0' or logic '1'. PECI Wire also includes variable data +rate established with every message. + +For PECI Wire, each processor package will utilize unique, fixed +addresses within a defined range and that address should +have a fixed relationship with the processor socket ID - if one of the +processors is removed, it does not affect addresses of remaining +processors. + +PECI subsystem internals +------------------------ + +.. kernel-doc:: include/linux/peci.h +.. kernel-doc:: drivers/peci/internal.h +.. kernel-doc:: drivers/peci/core.c +.. kernel-doc:: drivers/peci/request.c + +PECI CPU Driver API +------------------- +.. kernel-doc:: drivers/peci/cpu.c diff --git a/MAINTAINERS b/MAINTAINERS index c666ef7ea5a5..9d248d55ac30 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -15122,6 +15122,7 @@ M: Iwona Winiarska <iwona.winiarska@...el.com> L: openbmc@...ts.ozlabs.org (moderated for non-subscribers) S: Supported F: Documentation/devicetree/bindings/peci/ +F: Documentation/peci/ F: drivers/peci/ F: include/linux/peci-cpu.h F: include/linux/peci.h -- 2.34.1
Powered by blists - more mailing lists