| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20220209224210.153907-5-radhac@marvell.com>
Date: Wed, 9 Feb 2022 14:42:10 -0800
From: Radha Mohan Chintakuntla <radhac@...vell.com>
To: <linux-arm-kernel@...ts.infradead.org>, <arnd@...db.de>,
<linus.walleij@...aro.org>
CC: <linux-kernel@...r.kernel.org>, <sburla@...vell.com>,
"Radha Mohan Chintakuntla" <radhac@...vell.com>
Subject: [PATCH 4/4] soc: octeontx2-sdp: setup the SDP channel configuration
This patch sets up the SDP channels to NIX block for packet transmit and
receive.
Signed-off-by: Radha Mohan Chintakuntla <radhac@...vell.com>
---
drivers/soc/marvell/octeontx2-sdp/sdp.c | 186 ++++++++++++++++++++++++
1 file changed, 186 insertions(+)
diff --git a/drivers/soc/marvell/octeontx2-sdp/sdp.c b/drivers/soc/marvell/octeontx2-sdp/sdp.c
index ce1e8c424bff..a5f707bf17cf 100644
--- a/drivers/soc/marvell/octeontx2-sdp/sdp.c
+++ b/drivers/soc/marvell/octeontx2-sdp/sdp.c
@@ -1167,6 +1167,152 @@ static int sdp_sriov_configure(struct pci_dev *pdev, int num_vfs)
return __sriov_enable(pdev, num_vfs);
}
+static int sdp_parse_rinfo(struct pci_dev *pdev,
+ struct sdp_node_info *info)
+{
+ u32 vf_ring_cnts, vf_rings;
+ struct device_node *dev;
+ struct device *sdev;
+ const void *ptr;
+ int len, vfid;
+
+ sdev = &pdev->dev;
+ dev = of_find_node_by_name(NULL, "rvu-sdp");
+ if (dev == NULL) {
+ dev_err(sdev, "can't find FDT dev %s\n", "rvu-sdp");
+ return -EINVAL;
+ }
+
+ ptr = of_get_property(dev, "num-rvu-vfs", &len);
+ if (ptr == NULL) {
+ dev_err(sdev, "SDP DTS: Failed to get num-rvu-vfs\n");
+ return -EINVAL;
+ }
+
+ if (len != sizeof(u32)) {
+ dev_err(sdev, "SDP DTS: Wrong field length: num-rvu-vfs\n");
+ return -EINVAL;
+ }
+ info->max_vfs = be32_to_cpup((u32 *)ptr);
+
+ if (info->max_vfs > pci_sriov_get_totalvfs(pdev)) {
+ dev_err(sdev, "SDP DTS: Invalid field value: num-rvu-vfs\n");
+ return -EINVAL;
+ }
+
+ ptr = of_get_property(dev, "num-pf-rings", &len);
+ if (ptr == NULL) {
+ dev_err(sdev, "SDP DTS: Failed to get num-pf-rings\n");
+ return -EINVAL;
+ }
+ if (len != sizeof(u32)) {
+ dev_err(sdev, "SDP DTS: Wrong field length: num-pf-rings\n");
+ return -EINVAL;
+ }
+ info->num_pf_rings = be32_to_cpup((u32 *)ptr);
+
+ ptr = of_get_property(dev, "pf-srn", &len);
+ if (ptr == NULL) {
+ dev_err(sdev, "SDP DTS: Failed to get pf-srn\n");
+ return -EINVAL;
+ }
+ if (len != sizeof(u32)) {
+ dev_err(sdev, "SDP DTS: Wrong field length: pf-srn\n");
+ return -EINVAL;
+ }
+ info->pf_srn = be32_to_cpup((u32 *)ptr);
+
+ ptr = of_get_property(dev, "num-vf-rings", &len);
+ if (ptr == NULL) {
+ dev_err(sdev, "SDP DTS: Failed to get num-vf-rings\n");
+ return -EINVAL;
+ }
+
+ vf_ring_cnts = len / sizeof(u32);
+ if (vf_ring_cnts > info->max_vfs) {
+ dev_err(sdev, "SDP DTS: Wrong field length: num-vf-rings\n");
+ return -EINVAL;
+ }
+
+ for (vfid = 0; vfid < info->max_vfs; vfid++) {
+ if (vfid < vf_ring_cnts) {
+ if (of_property_read_u32_index(dev, "num-vf-rings",
+ vfid, &vf_rings)) {
+ dev_err(sdev, "SDP DTS: Failed to get vf ring count\n");
+ return -EINVAL;
+ }
+ info->vf_rings[vfid] = vf_rings;
+ } else {
+ /*
+ * Rest of the VFs use the same last ring count
+ * specified
+ */
+ info->vf_rings[vfid] = info->vf_rings[vf_ring_cnts - 1];
+ }
+ }
+ dev_info(sdev, "pf start ring number:%d num_pf_rings:%d max_vfs:%d vf_ring_cnts:%d\n",
+ info->pf_srn, info->num_pf_rings, info->max_vfs, vf_ring_cnts);
+
+ return 0;
+}
+
+static int get_chan_info(struct sdp_dev *sdp)
+{
+ struct sdp_get_chan_info_msg *rsp;
+ struct msg_req *req;
+ int res = 0;
+
+ req = (struct msg_req *) otx2_mbox_alloc_msg(&sdp->afpf_mbox, 0, sizeof(*req));
+ if (req == NULL) {
+ dev_err(&sdp->pdev->dev, "RVU Mbox failed to alloc\n");
+ return -EFAULT;
+ }
+ req->hdr.id = MBOX_MSG_GET_SDP_CHAN_INFO;
+ req->hdr.sig = OTX2_MBOX_REQ_SIG;
+ req->hdr.pcifunc = RVU_PFFUNC(sdp->pf, 0);
+
+ otx2_mbox_msg_send(&sdp->afpf_mbox, 0);
+ res = otx2_mbox_wait_for_rsp(&sdp->afpf_mbox, 0);
+ if (res == -EIO)
+ dev_err(&sdp->pdev->dev, "RVU AF Mbox timeout\n");
+ else if (res) {
+ dev_err(&sdp->pdev->dev, "RVU Mbox error: %d\n", res);
+ res = -EFAULT;
+ }
+ rsp = (struct sdp_get_chan_info_msg *)otx2_mbox_get_rsp(&sdp->afpf_mbox, 0,
+ &req->hdr);
+ sdp->chan_base = rsp->chan_base;
+ sdp->num_chan = rsp->num_chan;
+
+ return res;
+}
+static int send_chan_info(struct sdp_dev *sdp, struct sdp_node_info *info)
+{
+ struct sdp_chan_info_msg *cinfo;
+ int res = 0;
+
+ cinfo = (struct sdp_chan_info_msg *)
+ otx2_mbox_alloc_msg(&sdp->afpf_mbox, 0, sizeof(*cinfo));
+ if (cinfo == NULL) {
+ dev_err(&sdp->pdev->dev, "RVU MBOX failed to get message.\n");
+ return -EFAULT;
+ }
+ cinfo->hdr.id = MBOX_MSG_SET_SDP_CHAN_INFO;
+ cinfo->hdr.sig = OTX2_MBOX_REQ_SIG;
+ cinfo->hdr.pcifunc = RVU_PFFUNC(sdp->pf, 0);
+
+ memcpy(&cinfo->info, info, sizeof(struct sdp_node_info));
+ otx2_mbox_msg_send(&sdp->afpf_mbox, 0);
+ res = otx2_mbox_wait_for_rsp(&sdp->afpf_mbox, 0);
+ if (res == -EIO) {
+ dev_err(&sdp->pdev->dev, "RVU AF MBOX timeout.\n");
+ } else if (res) {
+ dev_err(&sdp->pdev->dev, "RVU MBOX error: %d.\n", res);
+ res = -EFAULT;
+ }
+
+ return res;
+}
static int sdp_probe(struct pci_dev *pdev, const struct pci_device_id *id)
{
@@ -1277,6 +1423,44 @@ static int sdp_probe(struct pci_dev *pdev, const struct pci_device_id *id)
goto get_pcifunc_failed;
}
+ err = get_chan_info(sdp);
+ if (err) {
+ dev_err(&pdev->dev, "SDP get channel info failed\n");
+ goto get_chan_info_failed;
+ }
+
+ dev_info(&sdp->pdev->dev, "SDP chan base: 0x%x, num chan: 0x%x\n",
+ sdp->chan_base, sdp->num_chan);
+
+ err = sdp_parse_rinfo(pdev, &sdp->info);
+ if (err) {
+ err = -EINVAL;
+ goto get_rinfo_failed;
+ }
+
+ /* To differentiate a PF between SDP0 or SDP1 we make use of the
+ * revision ID field in the config space. The revision is filled
+ * by the firmware. The lower 4 bits field is used here.
+ * 0 means SDP0
+ * 1 means SDP1
+ */
+ if (pdev->revision & 0x0F)
+ sdp->info.node_id = 1;
+ else
+ sdp->info.node_id = 0;
+
+ /*
+ * For 98xx there are 2xSDPs so start the PF ring from 128 for SDP1
+ * SDP0 has PCI revid 0 and SDP1 has PCI revid 1
+ */
+ sdp->info.pf_srn = (pdev->revision & 0x0F) ? 128 : sdp->info.pf_srn;
+
+ err = send_chan_info(sdp, &sdp->info);
+ if (err) {
+ err = -EINVAL;
+ goto get_rinfo_failed;
+ }
+
regval = readq(sdp->sdp_base + SDPX_GBL_CONTROL);
regval |= (1 << 2); /* BPFLR_D disable clearing BP in FLR */
writeq(regval, sdp->sdp_base + SDPX_GBL_CONTROL);
@@ -1289,6 +1473,8 @@ static int sdp_probe(struct pci_dev *pdev, const struct pci_device_id *id)
return 0;
+get_chan_info_failed:
+get_rinfo_failed:
get_pcifunc_failed:
disable_af_mbox_int(pdev);
reg_flr_irq_failed:
--
2.24.1
Powered by blists - more mailing lists