[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220209153636.GA557361@bhelgaas>
Date: Wed, 9 Feb 2022 09:36:36 -0600
From: Bjorn Helgaas <helgaas@...nel.org>
To: Richard Zhu <hongxing.zhu@....com>
Cc: l.stach@...gutronix.de, bhelgaas@...gle.com,
lorenzo.pieralisi@....com, shawnguo@...nel.org,
linux-pci@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, kernel@...gutronix.de,
linux-imx@....com
Subject: Re: [RFC 2/2] PCI: imx6: Enable imx6qp pcie power management support
In subject, s/pcie/PCIe/ or remove it altogether, since I don't think
it adds useful information.
On Wed, Feb 09, 2022 at 03:02:36PM +0800, Richard Zhu wrote:
> i.MX6QP PCIe supports the RESET logic, thus it can support
> the L2 exit by the reset mechanism.
> Enable the i.MX6QP PCIe suspend/resume operations support.
Add blank line between paragraphs or rewrap into a single paragraph.
Rewrap to fill 75 columns.
What does "L2 exit by reset mechanism" mean? Is this an
i.MX6-specific thing? If not, can you point me to the relevant part
of the PCIe spec?
Bjorn
Powered by blists - more mailing lists