[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YgZuW9Fcg8wsGDM0@robh.at.kernel.org>
Date: Fri, 11 Feb 2022 08:10:35 -0600
From: Rob Herring <robh@...nel.org>
To: Samuel Holland <samuel@...lland.org>
Cc: Jernej Skrabec <jernej.skrabec@...il.com>,
linux-sunxi@...ts.linux.dev, Maxime Ripard <mripard@...nel.org>,
Rob Herring <robh+dt@...nel.org>, linux-kernel@...r.kernel.org,
Chen-Yu Tsai <wens@...e.org>,
Srinivas Kandagatla <srinivas.kandagatla@...aro.org>,
linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org
Subject: Re: [PATCH 1/2] dt-bindings: nvmem: SID: Add compatible for D1
On Wed, 02 Feb 2022 19:25:00 -0600, Samuel Holland wrote:
> D1 has a SID like other Allwinner SoCs, but with a unique eFuse layout.
> Add a new compatible string for it.
>
> Signed-off-by: Samuel Holland <samuel@...lland.org>
> ---
>
> .../devicetree/bindings/nvmem/allwinner,sun4i-a10-sid.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
Acked-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists