lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YgZ38TRtmTkQBzqL@robh.at.kernel.org>
Date:   Fri, 11 Feb 2022 08:51:29 -0600
From:   Rob Herring <robh@...nel.org>
To:     Vidya Sagar <vidyas@...dia.com>
Cc:     sagar.tv@...il.com, kw@...ux.com,
        krzysztof.kozlowski@...onical.com, kthota@...dia.com,
        p.zabel@...gutronix.de, mmaddireddy@...dia.com,
        devicetree@...r.kernel.org, linux-phy@...ts.infradead.org,
        vkoul@...nel.org, jonathanh@...dia.com, robh+dt@...nel.org,
        bhelgaas@...gle.com, lorenzo.pieralisi@....com,
        thierry.reding@...il.com, linux-kernel@...r.kernel.org,
        kishon@...com, linux-pci@...r.kernel.org,
        linux-tegra@...r.kernel.org, mperttunen@...dia.com
Subject: Re: [PATCH V1 01/10] dt-bindings: Add Tegra234 PCIe clocks and resets

On Sat, 05 Feb 2022 21:51:35 +0530, Vidya Sagar wrote:
> Add the clocks and resets used by the PCIe hardware found on
> Tegra234 SoCs.
> 
> Signed-off-by: Vidya Sagar <vidyas@...dia.com>
> ---
>  include/dt-bindings/clock/tegra234-clock.h | 25 +++++++++++++++++++-
>  include/dt-bindings/reset/tegra234-reset.h | 27 +++++++++++++++++++++-
>  2 files changed, 50 insertions(+), 2 deletions(-)
> 

Acked-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ