lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <YgvJmf0kc4+EXqmC@hirez.programming.kicks-ass.net>
Date:   Tue, 15 Feb 2022 16:41:13 +0100
From:   Peter Zijlstra <peterz@...radead.org>
To:     Adrian Hunter <adrian.hunter@...el.com>
Cc:     Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
        Andi Kleen <ak@...ux.intel.com>,
        Arnaldo Carvalho de Melo <acme@...nel.org>,
        Jiri Olsa <jolsa@...hat.com>, linux-kernel@...r.kernel.org,
        Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
        Dave Hansen <dave.hansen@...ux.intel.com>, x86@...nel.org,
        H Peter Anvin <hpa@...or.com>
Subject: Re: [PATCH V2 0/2] perf/x86/intel/pt: Add support for event tracing
 and TNT disabling

On Wed, Jan 26, 2022 at 12:48:13PM +0200, Adrian Hunter wrote:
> Alexander Shishkin (2):
>       perf/x86/intel/pt: Add a capability and config bit for event tracing
>       perf/x86/intel/pt: Add a capability and config bit for disabling TNTs
> 
>  arch/x86/events/intel/pt.c       | 16 ++++++++++++++++
>  arch/x86/include/asm/intel_pt.h  |  2 ++
>  arch/x86/include/asm/msr-index.h |  2 ++
>  3 files changed, 20 insertions(+)

patches look Ok otherwise, I'll queue then in perf/core

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ