lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <e31c10a2-0985-af6d-e4cd-0e7ad95fdb31@intel.com>
Date:   Tue, 15 Feb 2022 16:18:12 +0200
From:   Adrian Hunter <adrian.hunter@...el.com>
To:     Peter Zijlstra <peterz@...radead.org>
Cc:     Alexander Shishkin <alexander.shishkin@...ux.intel.com>,
        Andi Kleen <ak@...ux.intel.com>,
        Arnaldo Carvalho de Melo <acme@...nel.org>,
        Jiri Olsa <jolsa@...hat.com>, linux-kernel@...r.kernel.org,
        Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>,
        Dave Hansen <dave.hansen@...ux.intel.com>, x86@...nel.org,
        H Peter Anvin <hpa@...or.com>
Subject: Re: [PATCH V2 0/2] perf/x86/intel/pt: Add support for event tracing
 and TNT disabling

On 08/02/2022 08:28, Adrian Hunter wrote:
> On 26/01/2022 12:48, Adrian Hunter wrote:
>> Hi
>>
>> As of Intel SDM (https://www.intel.com/sdm) version 076, there are 2 new
>> Intel PT features called Event Trace and TNT-Disable.
>>
>> Event Trace exposes details about asynchronous events such as interrupts
>> and VM-Entry/Exit.
>>
>> TNT-Disable disables TNT packets to reduce the tracing overhead, but with
>> the result that exact control flow information is lost.
>>
>> Tools patches are being sent in a separate patch set, but can be found
>> here:
>>
>> 	https://github.com/ahunter6/linux/tree/event-trace
>>
>>
>> Changes in V2:
>>
>> 	Add my SOB
> 
> Ping

Any comments on these patches?

> 
> 
>>
>>
>> Alexander Shishkin (2):
>>       perf/x86/intel/pt: Add a capability and config bit for event tracing
>>       perf/x86/intel/pt: Add a capability and config bit for disabling TNTs
>>
>>  arch/x86/events/intel/pt.c       | 16 ++++++++++++++++
>>  arch/x86/include/asm/intel_pt.h  |  2 ++
>>  arch/x86/include/asm/msr-index.h |  2 ++
>>  3 files changed, 20 insertions(+)
>>
>>
>> Regards
>> Adrian 
>>
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ