[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20220218002257.018E4C340E8@smtp.kernel.org>
Date: Thu, 17 Feb 2022 16:22:55 -0800
From: Stephen Boyd <sboyd@...nel.org>
To: Rohit Agarwal <quic_rohiagar@...cinc.com>, agross@...nel.org,
bjorn.andersson@...aro.org, manivannan.sadhasivam@...aro.org,
mturquette@...libre.com
Cc: linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
linux-kernel@...r.kernel.org,
Rohit Agarwal <quic_rohiagar@...cinc.com>
Subject: Re: [PATCH v2 4/7] clk: qcom: Add A7 PLL support for SDX65
Quoting Rohit Agarwal (2022-02-15 02:02:18)
> Add support for PLL found in Qualcomm SDX65 platforms which is used to
> provide clock to the Cortex A7 CPU via a mux. This PLL can provide high
> frequency clock to the CPU above 1GHz as compared to the other sources
> like GPLL0.
>
> In this driver, the power domain is attached to the cpudev. This is
> required for CPUFreq functionality and there seems to be no better place
> to do other than this driver (no dedicated CPUFreq driver).
>
> Signed-off-by: Rohit Agarwal <quic_rohiagar@...cinc.com>
> ---
Reviewed-by: Stephen Boyd <sboyd@...nel.org>
Powered by blists - more mailing lists