lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Fri, 18 Feb 2022 13:55:51 +0100 From: AngeloGioacchino Del Regno <angelogioacchino.delregno@...labora.com> To: Allen-KH Cheng <allen-kh.cheng@...iatek.com>, Matthias Brugger <matthias.bgg@...il.com>, Rob Herring <robh+dt@...nel.org>, --to=Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com> Cc: Project_Global_Chrome_Upstream_Group@...iatek.com, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-mediatek@...ts.infradead.org, Chen-Yu Tsai <wenst@...omium.org>, Ryder Lee <ryder.lee@...nel.org>, NĂcolas F. R. A. Prado <nfraprado@...labora.com> Subject: Re: [PATCH v2 12/23] arm64: dts: mt8192: Add efuse node Il 18/02/22 10:16, Allen-KH Cheng ha scritto: > Add efuse node for mt8192 SoC > > Signed-off-by: Allen-KH Cheng <allen-kh.cheng@...iatek.com> > --- > arch/arm64/boot/dts/mediatek/mt8192.dtsi | 14 ++++++++++++++ > 1 file changed, 14 insertions(+) > > diff --git a/arch/arm64/boot/dts/mediatek/mt8192.dtsi b/arch/arm64/boot/dts/mediatek/mt8192.dtsi > index f51fd0f6c356..094805db395b 100644 > --- a/arch/arm64/boot/dts/mediatek/mt8192.dtsi > +++ b/arch/arm64/boot/dts/mediatek/mt8192.dtsi > @@ -939,6 +939,20 @@ > status = "disabled"; > }; > > + efuse: efuse@...10000 { > + compatible = "mediatek,efuse"; > + reg = <0 0x11c10000 0 0x1000>; > + #address-cells = <1>; > + #size-cells = <1>; > + > + lvts_e_data1: data1 { lvts_e_data1: lvts_data1@1c0 { reg = <0x1c0 0x58>; Please write hex with lower case characters. > + reg = <0x1C0 0x58>; > + }; > + svs_calibration: calib@580 { > + reg = <0x580 0x68>; > + }; > + }; > + > i2c3: i2c@...b0000 { > compatible = "mediatek,mt8192-i2c"; > reg = <0 0x11cb0000 0 0x1000>,
Powered by blists - more mailing lists