[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1645449126-17718-1-git-send-email-quic_vpolimer@quicinc.com>
Date: Mon, 21 Feb 2022 18:42:06 +0530
From: Vinod Polimera <quic_vpolimer@...cinc.com>
To: dri-devel@...ts.freedesktop.org, linux-arm-msm@...r.kernel.org,
freedreno@...ts.freedesktop.org, devicetree@...r.kernel.org
Cc: Vinod Polimera <quic_vpolimer@...cinc.com>,
linux-kernel@...r.kernel.org, robdclark@...il.com,
dmitry.baryshkov@...aro.org, dianders@...omium.org,
quic_kalyant@...cinc.com
Subject: [v1] arm64/dts/qcom/sc7280: update mdp clk to max supported value to support higher refresh rates
Panels with higher refresh rate will need mdp clk above 300Mhz.
Select max frequency for mdp clock during bootup, dpu driver will
scale down the clock as per usecase when first update from the framework is received.
Signed-off-by: Vinod Polimera <quic_vpolimer@...cinc.com>
---
arch/arm64/boot/dts/qcom/sc7280.dtsi | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/arch/arm64/boot/dts/qcom/sc7280.dtsi b/arch/arm64/boot/dts/qcom/sc7280.dtsi
index baf1653..7af96fc 100644
--- a/arch/arm64/boot/dts/qcom/sc7280.dtsi
+++ b/arch/arm64/boot/dts/qcom/sc7280.dtsi
@@ -2895,7 +2895,7 @@
assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>,
<&dispcc DISP_CC_MDSS_VSYNC_CLK>,
<&dispcc DISP_CC_MDSS_AHB_CLK>;
- assigned-clock-rates = <300000000>,
+ assigned-clock-rates = <506666667>,
<19200000>,
<19200000>;
operating-points-v2 = <&mdp_opp_table>;
--
2.7.4
Powered by blists - more mailing lists