[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20220221054445.GD15108@thinkpad>
Date: Mon, 21 Feb 2022 11:14:45 +0530
From: Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>
To: Rohit Agarwal <quic_rohiagar@...cinc.com>
Cc: agross@...nel.org, bjorn.andersson@...aro.org,
mturquette@...libre.com, sboyd@...nel.org, robh+dt@...nel.org,
jassisinghbrar@...il.com, linux-arm-msm@...r.kernel.org,
linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH v3 0/7] Add APCS support for SDX65
On Mon, Feb 21, 2022 at 10:52:26AM +0530, Rohit Agarwal wrote:
> Hello,
>
> Changes from v2:
> - Addressed Stephen's comments and made necessary changes.
> - Rebased on top
>
> Changes from v1:
> - Addressed Mani's comments and made necessary changes.
> - Removed the last patch from the series as it became redundant after making changes.
>
> This series adds APCS mailbox and clock support for SDX65. The APCS IP
> in SDX65 provides IPC and clock functionalities. Hence, mailbox support
> is added to the "qcom-apcs-ipc-mailbox" driver and a dedicated clock
> driver "apcs-sdx65" is added.
You seem to have missed adding r-o-b tags.
Thanks,
Mani
>
> Thanks,
> Rohit
>
> Rohit Agarwal (7):
> dt-bindings: mailbox: Add binding for SDX65 APCS
> mailbox: qcom: Add support for SDX65 APCS IPC
> dt-bindings: clock: Add A7 PLL binding for SDX65
> clk: qcom: Add A7 PLL support for SDX65
> ARM: dts: qcom: sdx65: Add support for A7 PLL clock
> ARM: dts: qcom: sdx65: Add support for APCS block
> clk: qcom: Add SDX65 APCS clock controller support
>
> Documentation/devicetree/bindings/clock/qcom,a7pll.yaml | 3 ++-
> .../bindings/mailbox/qcom,apcs-kpss-global.yaml | 1 +
> arch/arm/boot/dts/qcom-sdx65.dtsi | 17 +++++++++++++++++
> drivers/clk/qcom/Kconfig | 12 ++++++------
> drivers/clk/qcom/a7-pll.c | 1 +
> drivers/mailbox/qcom-apcs-ipc-mailbox.c | 5 +++++
> 6 files changed, 32 insertions(+), 7 deletions(-)
>
> --
> 2.7.4
>
Powered by blists - more mailing lists