[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-Id: <1645420953-21176-4-git-send-email-quic_rohiagar@quicinc.com>
Date: Mon, 21 Feb 2022 10:52:29 +0530
From: Rohit Agarwal <quic_rohiagar@...cinc.com>
To: agross@...nel.org, bjorn.andersson@...aro.org,
mturquette@...libre.com, sboyd@...nel.org, robh+dt@...nel.org,
jassisinghbrar@...il.com, manivannan.sadhasivam@...aro.org
Cc: linux-arm-msm@...r.kernel.org, linux-clk@...r.kernel.org,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
Rohit Agarwal <quic_rohiagar@...cinc.com>
Subject: [PATCH v3 3/7] dt-bindings: clock: Add A7 PLL binding for SDX65
Add YAML binding for Cortex A7 PLL clock in Qualcomm
platforms like SDX65.
Signed-off-by: Rohit Agarwal <quic_rohiagar@...cinc.com>
---
Documentation/devicetree/bindings/clock/qcom,a7pll.yaml | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml b/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml
index 8666e99..b8889dc 100644
--- a/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml
+++ b/Documentation/devicetree/bindings/clock/qcom,a7pll.yaml
@@ -10,13 +10,14 @@ maintainers:
- Manivannan Sadhasivam <manivannan.sadhasivam@...aro.org>
description:
- The A7 PLL on the Qualcomm platforms like SDX55 is used to provide high
+ The A7 PLL on the Qualcomm platforms like SDX55, SDX65 is used to provide high
frequency clock to the CPU.
properties:
compatible:
enum:
- qcom,sdx55-a7pll
+ - qcom,sdx65-a7pll
reg:
maxItems: 1
--
2.7.4
Powered by blists - more mailing lists