lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:   Thu, 24 Feb 2022 19:23:42 +0100
From:   Nicolas Ferre <nicolas.ferre@...rochip.com>
To:     Claudiu Beznea <claudiu.beznea@...rochip.com>,
        <alexandre.belloni@...tlin.com>, <ludovic.desroches@...rochip.com>,
        <robh+dt@...nel.org>, <linux@...linux.org.uk>,
        <mturquette@...libre.com>, <sboyd@...nel.org>
CC:     <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-clk@...r.kernel.org>,
        <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH 6/8] ARM: dts: at91: sama7g5: add opps

On 24/02/2022 at 15:59, Nicolas Ferre wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> On 16/12/2021 at 15:13, Claudiu Beznea wrote:
>> Add OPPs for SAMA7G5 along with clock for CPU.
>>
>> Signed-off-by: Claudiu Beznea <claudiu.beznea@...rochip.com>
> 
> Acked-by: Nicolas Ferre <nicolas.ferre@...rochip.com>
> Queued in at91-dt branch.

FYI: I took v2 series of DT changes.

> 
> Regards,
>     Nicolas
> 
>> ---
>>    arch/arm/boot/dts/sama7g5.dtsi | 37 ++++++++++++++++++++++++++++++++++
>>    1 file changed, 37 insertions(+)
>>
>> diff --git a/arch/arm/boot/dts/sama7g5.dtsi b/arch/arm/boot/dts/sama7g5.dtsi
>> index 7039311bf678..22352ef5bc72 100644
>> --- a/arch/arm/boot/dts/sama7g5.dtsi
>> +++ b/arch/arm/boot/dts/sama7g5.dtsi
>> @@ -30,6 +30,43 @@ cpu0: cpu@0 {
>>                        device_type = "cpu";
>>                        compatible = "arm,cortex-a7";
>>                        reg = <0x0>;
>> +                     clocks = <&pmc PMC_TYPE_CORE PMC_CPUPLL>;
>> +                     clock-names = "cpu";
>> +                     operating-points-v2 = <&cpu_opp_table>;
>> +             };
>> +     };
>> +
>> +     cpu_opp_table: opp-table {
>> +             compatible = "operating-points-v2";
>> +
>> +             opp-90000000 {
>> +                     opp-hz = /bits/ 64 <90000000>;
>> +                     opp-microvolt = <1050000 1050000 1225000>;
>> +                     clock-latency-ns = <320000>;
>> +             };
>> +
>> +             opp-250000000 {
>> +                     opp-hz = /bits/ 64 <250000000>;
>> +                     opp-microvolt = <1050000 1050000 1225000>;
>> +                     clock-latency-ns = <320000>;
>> +             };
>> +
>> +             opp-600000000 {
>> +                     opp-hz = /bits/ 64 <600000000>;
>> +                     opp-microvolt = <1050000 1050000 1225000>;
>> +                     clock-latency-ns = <320000>;
>> +             };
>> +
>> +             opp-800000000 {
>> +                     opp-hz = /bits/ 64 <800000000>;
>> +                     opp-microvolt = <1150000 1125000 1225000>;
>> +                     clock-latency-ns = <320000>;
>> +             };
>> +
>> +             opp-1000000002 {
>> +                     opp-hz = /bits/ 64 <1000000002>;
>> +                     opp-microvolt = <1250000 1225000 1300000>;
>> +                     clock-latency-ns = <320000>;
>>                };
>>        };
>>
> 
> 
> --
> Nicolas Ferre
> 
> _______________________________________________
> linux-arm-kernel mailing list
> linux-arm-kernel@...ts.infradead.org
> http://lists.infradead.org/mailman/listinfo/linux-arm-kernel


-- 
Nicolas Ferre

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ