lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220225081733.2294166-1-peng.fan@oss.nxp.com>
Date:   Fri, 25 Feb 2022 16:17:30 +0800
From:   "Peng Fan (OSS)" <peng.fan@....nxp.com>
To:     sboyd@...nel.org, robh+dt@...nel.org, shawnguo@...nel.org,
        s.hauer@...gutronix.de, abel.vesa@....com
Cc:     kernel@...gutronix.de, festevam@...il.com, linux-imx@....com,
        linux-clk@...r.kernel.org, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        Peng Fan <peng.fan@....com>
Subject: [PATCH 0/3] clk: imx8m: remote sys pll1/2 clk gates

From: Peng Fan <peng.fan@....com>

Same to commit c586f53ae159c6c("clk: imx8mq: remove SYS PLL 1/2 clock gates"),
This patchset is to remove the pll gate, but still keep the pll out gate
following NXP vendor tree.

Peng Fan (3):
  clk: imx8mm: remove SYS PLL 1/2 clock gates
  clk: imx8mn: remove SYS PLL 1/2 clock gates
  clk: imx8mp: remove SYS PLL 1/2 clock gates

 drivers/clk/imx/clk-imx8mm.c | 49 ++++++++++++-----------------------
 drivers/clk/imx/clk-imx8mn.c | 50 ++++++++++++------------------------
 drivers/clk/imx/clk-imx8mp.c | 48 ++++++++++++----------------------
 3 files changed, 48 insertions(+), 99 deletions(-)

-- 
2.25.1

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ