lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <20220302203045.184500-1-bhupesh.sharma@linaro.org> Date: Thu, 3 Mar 2022 02:00:38 +0530 From: Bhupesh Sharma <bhupesh.sharma@...aro.org> To: linux-arm-msm@...r.kernel.org, linux-pci@...r.kernel.org, devicetree@...r.kernel.org Cc: bhupesh.sharma@...aro.org, bhupesh.linux@...il.com, lorenzo.pieralisi@....com, agross@...nel.org, bjorn.andersson@...aro.org, svarbanov@...sol.com, bhelgaas@...gle.com, linux-kernel@...r.kernel.org, robh+dt@...nel.org, sboyd@...nel.org, mturquette@...libre.com, linux-clk@...r.kernel.org Subject: [PATCH v3 0/7] Add PCIe support for SM8150 SoC Changes since v2: ----------------- - v2 can be found here: https://lore.kernel.org/linux-arm-msm/20220301072511.117818-1-bhupesh.sharma@linaro.org/T/ - Fixed review comments from Dmitry and Bjorn. - Modified [PATCH 3/7] from v1 to include gdsc driver structs and support code for PCIe0 and PCIe1 (in addition to defines for the same). Changes since v1: ----------------- - v1 can be found here: https://lore.kernel.org/linux-arm-msm/20220223192946.473172-1-bhupesh.sharma@linaro.org/T/ - Collected ACKs on [PATCH 1/7], [PATCH 2/7] and [PATCH 4/7] from Rob and Dmitry. - Broke down another separately sent out PATCH (see [1]), into a 3 patches (one each for emac, pci and ufs gdsc defines) - one of which is carried as [PATCH 3/7] in this series, which fixes a compilation error. The rest of the gdsc defines have been sent out as separate patch(es). [1]. https://patchwork.kernel.org/project/netdevbpf/patch/20220126221725.710167-4-bhupesh.sharma@linaro.org/ - Rob's bot reported a number of 'dtbs_check' errors with the v1 series, which are been fixed with a separate series now (see [2]), to ease the review of this series. [2]. https://lore.kernel.org/linux-arm-msm/20220228123019.382037-1-bhupesh.sharma@linaro.org/T/ This series adds PCIe support for Qualcomm SM8150 SoC with relevant PHYs. There are 2 PCIe instances on this SoC each with different PHYs. The PCIe controller and PHYs are mostly compatible with the ones found on SM8250 SoC, hence the old drivers are modified to add the support. This series has been tested on SA8155p ADP board with QCA6696 chipset connected onboard. Cc: Bjorn Andersson <bjorn.andersson@...aro.org> Cc: Rob Herring <robh+dt@...nel.org> Bhupesh Sharma (7): dt-bindings: pci: qcom: Document PCIe bindings for SM8150 SoC dt-bindings: phy: qcom,qmp: Add SM8150 PCIe PHY bindings clk: qcom: gcc: Add PCIe0 and PCIe1 GDSC for SM8150 phy: qcom-qmp: Add SM8150 PCIe QMP PHYs PCI: qcom: Add SM8150 SoC support arm64: dts: qcom: sm8150: Add PCIe nodes arm64: dts: qcom: sa8155: Enable PCIe nodes .../devicetree/bindings/pci/qcom,pcie.txt | 5 +- .../devicetree/bindings/phy/qcom,qmp-phy.yaml | 4 + arch/arm64/boot/dts/qcom/sa8155p-adp.dts | 42 +++ arch/arm64/boot/dts/qcom/sm8150.dtsi | 243 ++++++++++++++++++ drivers/clk/qcom/gcc-sm8150.c | 20 ++ drivers/pci/controller/dwc/pcie-qcom.c | 8 + drivers/phy/qualcomm/phy-qcom-qmp.c | 90 +++++++ include/dt-bindings/clock/qcom,gcc-sm8150.h | 2 + 8 files changed, 412 insertions(+), 2 deletions(-) -- 2.35.1
Powered by blists - more mailing lists