lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 2 Mar 2022 17:45:26 -0600 From: Rob Herring <robh@...nel.org> To: Rex-BC Chen <rex-bc.chen@...iatek.com> Cc: linux-arm-kernel@...ts.infradead.org, yongqiang.niu@...iatek.com, linux-mediatek@...ts.infradead.org, devicetree@...r.kernel.org, robh+dt@...nel.org, matthias.bgg@...il.com, Project_Global_Chrome_Upstream_Group@...iatek.com, linux-kernel@...r.kernel.org, jassisinghbrar@...il.com Subject: Re: [PATCH 2/2] dt-bindings: gce: add gce header file for mt8186 On Wed, 23 Feb 2022 11:01:38 +0800, Rex-BC Chen wrote: > From: Yongqiang Niu <yongqiang.niu@...iatek.com> > > Add gce header file to define the gce subsys id, hardware event id and > constant for mt8186. > > Signed-off-by: Yongqiang Niu <yongqiang.niu@...iatek.com> > --- > include/dt-bindings/gce/mt8186-gce.h | 421 +++++++++++++++++++++++++++ > 1 file changed, 421 insertions(+) > create mode 100644 include/dt-bindings/gce/mt8186-gce.h > Acked-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists