| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <202203031247.0bBX70B3-lkp@intel.com>
Date: Thu, 3 Mar 2022 15:31:22 +0300
From: Dan Carpenter <dan.carpenter@...cle.com>
To: kbuild@...ts.01.org, Ashish Mhetre <amhetre@...dia.com>,
robh+dt@...nel.org, krzysztof.kozlowski@...onical.com,
thierry.reding@...il.com, jonathanh@...dia.com, digetx@...il.com,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-tegra@...r.kernel.org
Cc: lkp@...el.com, kbuild-all@...ts.01.org, vdumpa@...dia.com,
Snikam@...dia.com, amhetre@...dia.com
Subject: Re: [Patch v4 4/4] memory: tegra: Add MC error logging on tegra186
onward
Hi Ashish,
url: https://github.com/0day-ci/linux/commits/Ashish-Mhetre/memory-tegra-Add-MC-channels-and-error-logging/20220302-164625
base: https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux.git for-next
config: openrisc-randconfig-m031-20220302 (https://download.01.org/0day-ci/archive/20220303/202203031247.0bBX70B3-lkp@intel.com/config)
compiler: or1k-linux-gcc (GCC) 11.2.0
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@...el.com>
Reported-by: Dan Carpenter <dan.carpenter@...cle.com>
New smatch warnings:
drivers/memory/tegra/mc.c:593 tegra30_mc_handle_irq() error: uninitialized symbol 'channel'.
vim +/channel +593 drivers/memory/tegra/mc.c
cc84c62c96f257 Ashish Mhetre 2022-03-02 516
cc84c62c96f257 Ashish Mhetre 2022-03-02 517 irqreturn_t tegra30_mc_handle_irq(int irq, void *data)
89184651631713 Thierry Reding 2014-04-16 518 {
89184651631713 Thierry Reding 2014-04-16 519 struct tegra_mc *mc = data;
1c74d5c0de0c2c Dmitry Osipenko 2018-04-09 520 unsigned long status;
89184651631713 Thierry Reding 2014-04-16 521 unsigned int bit;
cc84c62c96f257 Ashish Mhetre 2022-03-02 522 int channel;
cc84c62c96f257 Ashish Mhetre 2022-03-02 523
cc84c62c96f257 Ashish Mhetre 2022-03-02 524 if (mc->soc->num_channels && mc->soc->get_int_channel) {
Let's assume "mc->soc->num_channels" is non-zero but there is no
mc->soc->get_int_channel() function.
cc84c62c96f257 Ashish Mhetre 2022-03-02 525 int err;
cc84c62c96f257 Ashish Mhetre 2022-03-02 526
cc84c62c96f257 Ashish Mhetre 2022-03-02 527 err = mc->soc->get_int_channel(mc, &channel);
cc84c62c96f257 Ashish Mhetre 2022-03-02 528 if (err < 0)
cc84c62c96f257 Ashish Mhetre 2022-03-02 529 return IRQ_NONE;
89184651631713 Thierry Reding 2014-04-16 530
89184651631713 Thierry Reding 2014-04-16 531 /* mask all interrupts to avoid flooding */
cc84c62c96f257 Ashish Mhetre 2022-03-02 532 status = mc_ch_readl(mc, channel, MC_INTSTATUS) & mc->soc->intmask;
cc84c62c96f257 Ashish Mhetre 2022-03-02 533 } else {
1c74d5c0de0c2c Dmitry Osipenko 2018-04-09 534 status = mc_readl(mc, MC_INTSTATUS) & mc->soc->intmask;
cc84c62c96f257 Ashish Mhetre 2022-03-02 535 }
cc84c62c96f257 Ashish Mhetre 2022-03-02 536
bf3fbdfbec947c Dmitry Osipenko 2018-04-09 537 if (!status)
bf3fbdfbec947c Dmitry Osipenko 2018-04-09 538 return IRQ_NONE;
89184651631713 Thierry Reding 2014-04-16 539
89184651631713 Thierry Reding 2014-04-16 540 for_each_set_bit(bit, &status, 32) {
1079a66bc32ff0 Thierry Reding 2021-06-02 541 const char *error = tegra_mc_status_names[bit] ?: "unknown";
89184651631713 Thierry Reding 2014-04-16 542 const char *client = "unknown", *desc;
89184651631713 Thierry Reding 2014-04-16 543 const char *direction, *secure;
cc84c62c96f257 Ashish Mhetre 2022-03-02 544 u32 status_reg, addr_reg;
cc84c62c96f257 Ashish Mhetre 2022-03-02 545 u32 intmask = BIT(bit);
89184651631713 Thierry Reding 2014-04-16 546 phys_addr_t addr = 0;
cc84c62c96f257 Ashish Mhetre 2022-03-02 547 #ifdef CONFIG_PHYS_ADDR_T_64BIT
cc84c62c96f257 Ashish Mhetre 2022-03-02 548 u32 addr_hi_reg = 0;
cc84c62c96f257 Ashish Mhetre 2022-03-02 549 #endif
89184651631713 Thierry Reding 2014-04-16 550 unsigned int i;
89184651631713 Thierry Reding 2014-04-16 551 char perm[7];
89184651631713 Thierry Reding 2014-04-16 552 u8 id, type;
89184651631713 Thierry Reding 2014-04-16 553 u32 value;
89184651631713 Thierry Reding 2014-04-16 554
cc84c62c96f257 Ashish Mhetre 2022-03-02 555 switch (intmask) {
cc84c62c96f257 Ashish Mhetre 2022-03-02 556 case MC_INT_DECERR_VPR:
cc84c62c96f257 Ashish Mhetre 2022-03-02 557 status_reg = MC_ERR_VPR_STATUS;
cc84c62c96f257 Ashish Mhetre 2022-03-02 558 addr_reg = MC_ERR_VPR_ADR;
cc84c62c96f257 Ashish Mhetre 2022-03-02 559 break;
cc84c62c96f257 Ashish Mhetre 2022-03-02 560
cc84c62c96f257 Ashish Mhetre 2022-03-02 561 case MC_INT_SECERR_SEC:
cc84c62c96f257 Ashish Mhetre 2022-03-02 562 status_reg = MC_ERR_SEC_STATUS;
cc84c62c96f257 Ashish Mhetre 2022-03-02 563 addr_reg = MC_ERR_SEC_ADR;
cc84c62c96f257 Ashish Mhetre 2022-03-02 564 break;
cc84c62c96f257 Ashish Mhetre 2022-03-02 565
cc84c62c96f257 Ashish Mhetre 2022-03-02 566 case MC_INT_DECERR_MTS:
cc84c62c96f257 Ashish Mhetre 2022-03-02 567 status_reg = MC_ERR_MTS_STATUS;
cc84c62c96f257 Ashish Mhetre 2022-03-02 568 addr_reg = MC_ERR_MTS_ADR;
cc84c62c96f257 Ashish Mhetre 2022-03-02 569 break;
cc84c62c96f257 Ashish Mhetre 2022-03-02 570
cc84c62c96f257 Ashish Mhetre 2022-03-02 571 case MC_INT_DECERR_GENERALIZED_CARVEOUT:
cc84c62c96f257 Ashish Mhetre 2022-03-02 572 status_reg = MC_ERR_GENERALIZED_CARVEOUT_STATUS;
cc84c62c96f257 Ashish Mhetre 2022-03-02 573 addr_reg = MC_ERR_GENERALIZED_CARVEOUT_ADR;
cc84c62c96f257 Ashish Mhetre 2022-03-02 574 break;
cc84c62c96f257 Ashish Mhetre 2022-03-02 575
cc84c62c96f257 Ashish Mhetre 2022-03-02 576 case MC_INT_DECERR_ROUTE_SANITY:
cc84c62c96f257 Ashish Mhetre 2022-03-02 577 status_reg = MC_ERR_ROUTE_SANITY_STATUS;
cc84c62c96f257 Ashish Mhetre 2022-03-02 578 addr_reg = MC_ERR_ROUTE_SANITY_ADR;
cc84c62c96f257 Ashish Mhetre 2022-03-02 579 break;
cc84c62c96f257 Ashish Mhetre 2022-03-02 580
cc84c62c96f257 Ashish Mhetre 2022-03-02 581 default:
cc84c62c96f257 Ashish Mhetre 2022-03-02 582 status_reg = MC_ERR_STATUS;
cc84c62c96f257 Ashish Mhetre 2022-03-02 583 addr_reg = MC_ERR_ADR;
cc84c62c96f257 Ashish Mhetre 2022-03-02 584
cc84c62c96f257 Ashish Mhetre 2022-03-02 585 #ifdef CONFIG_PHYS_ADDR_T_64BIT
cc84c62c96f257 Ashish Mhetre 2022-03-02 586 if (mc->soc->has_addr_hi_reg)
cc84c62c96f257 Ashish Mhetre 2022-03-02 587 addr_hi_reg = MC_ERR_ADR_HI;
cc84c62c96f257 Ashish Mhetre 2022-03-02 588 #endif
cc84c62c96f257 Ashish Mhetre 2022-03-02 589 break;
cc84c62c96f257 Ashish Mhetre 2022-03-02 590 }
cc84c62c96f257 Ashish Mhetre 2022-03-02 591
cc84c62c96f257 Ashish Mhetre 2022-03-02 592 if (mc->soc->num_channels)
cc84c62c96f257 Ashish Mhetre 2022-03-02 @593 value = mc_ch_readl(mc, channel, status_reg);
Then "channel" is uninitialized here.
cc84c62c96f257 Ashish Mhetre 2022-03-02 594 else
cc84c62c96f257 Ashish Mhetre 2022-03-02 595 value = mc_readl(mc, status_reg);
89184651631713 Thierry Reding 2014-04-16 596
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
Powered by blists - more mailing lists