lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 3 Mar 2022 23:57:50 -0800 From: Tao Ren <rentao.bupt@...il.com> To: Joel Stanley <joel@....id.au> Cc: Cédric Le Goater <clg@...d.org>, John Wang <wangzq.jn@...il.com>, linux-spi@...r.kernel.org, linux-mtd <linux-mtd@...ts.infradead.org>, Mark Brown <broonie@...nel.org>, Tudor Ambarus <tudor.ambarus@...rochip.com>, Pratyush Yadav <p.yadav@...com>, Miquel Raynal <miquel.raynal@...tlin.com>, Richard Weinberger <richard@....at>, Vignesh Raghavendra <vigneshr@...com>, linux-aspeed <linux-aspeed@...ts.ozlabs.org>, Andrew Jeffery <andrew@...id.au>, Chin-Ting Kuo <chin-ting_kuo@...eedtech.com>, devicetree <devicetree@...r.kernel.org>, Rob Herring <robh+dt@...nel.org>, Linux ARM <linux-arm-kernel@...ts.infradead.org>, Linux Kernel Mailing List <linux-kernel@...r.kernel.org> Subject: Re: [PATCH v2 00/10] spi: spi-mem: Add driver for Aspeed SMC controllers On Thu, Mar 03, 2022 at 10:01:20AM +0000, Joel Stanley wrote: > On Wed, 2 Mar 2022 at 17:31, Cédric Le Goater <clg@...d.org> wrote: > > > > Hi, > > > > This series adds a new SPI driver using the spi-mem interface for the > > Aspeed static memory controllers of the AST2600, AST2500 and AST2400 > > SoCs. > > > > * AST2600 Firmware SPI Memory Controller (FMC) > > * AST2600 SPI Flash Controller (SPI1 and SPI2) > > I've performed read and write tests on the 2600 controllers, and the > driver seems stable at the settings you have in the device tree. > > Tested-by: Joel Stanley <joel@....id.au> > > I've added Tao and John to cc as they have tested the 2400 and 2500, > and I'm sure will be able to provide some Tested-by. > > Cheers, > > Joel I've tested the patch series on ast2400 (wedge100) and ast2500 (cmm) by reading/writing FMC flash0 and flash1 for several times, and no issues observed so far. Tested-by: Tao Ren <rentao.bupt@...il.com> Cheers, Tao
Powered by blists - more mailing lists