linux-kernel - Re: [PATCH v1 1/6] ARM: dts: lan966x: swap dma channels for crypto node

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <4de4a132-46d8-c8f7-dfe0-e9fae5dee808@microchip.com>
Date:   Fri, 4 Mar 2022 08:21:09 +0000
From:   <Claudiu.Beznea@...rochip.com>
To:     <michael@...le.cc>, <Kavyasree.Kotagiri@...rochip.com>,
        <Nicolas.Ferre@...rochip.com>
CC:     <arnd@...db.de>, <olof@...om.net>, <soc@...nel.org>,
        <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        <robh+dt@...nel.org>, <krzysztof.kozlowski@...onical.com>,
        <alexandre.belloni@...tlin.com>
Subject: Re: [PATCH v1 1/6] ARM: dts: lan966x: swap dma channels for crypto
 node

On 03.03.2022 18:03, Michael Walle wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> The YAML binding (crypto/atmel,at91sam9g46-aes.yaml) mandates the order
> of the channels. Swap them to pass devicetree validation.
> 
> Fixes: 290deaa10c50 ("ARM: dts: add DT for lan966 SoC and 2-port board pcb8291")
> Signed-off-by: Michael Walle <michael@...le.cc>

Reviewed-by: Claudiu Beznea <claudiu.beznea@...rochip.com>

> ---
>  arch/arm/boot/dts/lan966x.dtsi | 6 +++---
>  1 file changed, 3 insertions(+), 3 deletions(-)
> 
> diff --git a/arch/arm/boot/dts/lan966x.dtsi b/arch/arm/boot/dts/lan966x.dtsi
> index 7d2869648050..5e9cbc8cdcbc 100644
> --- a/arch/arm/boot/dts/lan966x.dtsi
> +++ b/arch/arm/boot/dts/lan966x.dtsi
> @@ -114,9 +114,9 @@ aes: crypto@...4c000 {
>                         compatible = "atmel,at91sam9g46-aes";
>                         reg = <0xe004c000 0x100>;
>                         interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
> -                       dmas = <&dma0 AT91_XDMAC_DT_PERID(13)>,
> -                              <&dma0 AT91_XDMAC_DT_PERID(12)>;
> -                       dma-names = "rx", "tx";
> +                       dmas = <&dma0 AT91_XDMAC_DT_PERID(12)>,
> +                              <&dma0 AT91_XDMAC_DT_PERID(13)>;
> +                       dma-names = "tx", "rx";
>                         clocks = <&nic_clk>;
>                         clock-names = "aes_clk";
>                 };
> --
> 2.30.2
>