linux-kernel - RE: (subset) [PATCH v4 1/2] ARM: dts: imx6qp-sabresd: Enable PCIe support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [day] [month] [year] [list]

Message-ID: <AS8PR04MB86766C54D8EE380B0F603C3C8C099@AS8PR04MB8676.eurprd04.prod.outlook.com>
Date:   Tue, 8 Mar 2022 01:19:54 +0000
From:   Hongxing Zhu <hongxing.zhu@....com>
To:     Lorenzo Pieralisi <lorenzo.pieralisi@....com>,
        "shawnguo@...nel.org" <shawnguo@...nel.org>,
        "bhelgaas@...gle.com" <bhelgaas@...gle.com>,
        "l.stach@...gutronix.de" <l.stach@...gutronix.de>
CC:     "kernel@...gutronix.de" <kernel@...gutronix.de>,
        "linux-arm-kernel@...ts.infradead.org" 
        <linux-arm-kernel@...ts.infradead.org>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        dl-linux-imx <linux-imx@....com>,
        "linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>
Subject: RE: (subset) [PATCH v4 1/2] ARM: dts: imx6qp-sabresd: Enable PCIe
 support

> -----Original Message-----
> From: Lorenzo Pieralisi <lorenzo.pieralisi@....com>
> Sent: 2022年3月7日 19:10
> To: shawnguo@...nel.org; Hongxing Zhu <hongxing.zhu@....com>;
> bhelgaas@...gle.com; l.stach@...gutronix.de
> Cc: Lorenzo Pieralisi <lorenzo.pieralisi@....com>; kernel@...gutronix.de;
> linux-arm-kernel@...ts.infradead.org; linux-kernel@...r.kernel.org;
> dl-linux-imx <linux-imx@....com>; linux-pci@...r.kernel.org
> Subject: Re: (subset) [PATCH v4 1/2] ARM: dts: imx6qp-sabresd: Enable PCIe
> support
> 
> On Mon, 21 Feb 2022 14:33:56 +0800, Richard Zhu wrote:
> > In the i.MX6QP sabresd board(sch-28857) design, one external
> > oscillator is powered up by vgen3 and used as the PCIe reference clock
> > source by the endpoint device.
> >
> > If RC uses this oscillator as reference clock too, PLL6(ENET PLL)
> > would has to be in bypass mode, and ENET clocks would be messed up.
> >
> > [...]
> 
> I skipped patch(1) since we don't apply dts changes, those should go via
> respective platform maintainers.
Understand, thanks for your help.

Best Regards
Richard Zhu
> 
> [2/2] PCI: imx6: Enable i.MX6QP PCIe power management support
> 
> https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fgit.kern
> el.org%2Flpieralisi%2Fpci%2Fc%2Ff81dd043ec&amp;data=04%7C01%7Chong
> xing.zhu%40nxp.com%7Cc6ab1b9cf18744b9516108da002b06f3%7C686ea1d
> 3bc2b4c6fa92cd99c5c301635%7C0%7C0%7C637822482058252728%7CUnkn
> own%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1
> haWwiLCJXVCI6Mn0%3D%7C3000&amp;sdata=9pUAm3FYUtbKabnhiD7aV0v
> mPrBCwa%2F7u2GBQLaxBZ0%3D&amp;reserved=0
> 
> Thanks,
> Lorenzo