[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <37fee57d-f1df-e1b1-a07c-be8775ffb3cb@microchip.com>
Date: Tue, 8 Mar 2022 16:05:00 +0100
From: Nicolas Ferre <nicolas.ferre@...rochip.com>
To: Claudiu Beznea - M18063 <Claudiu.Beznea@...rochip.com>,
"Codrin Ciubotariu - M19940" <Codrin.Ciubotariu@...rochip.com>,
"linux-clk@...r.kernel.org" <linux-clk@...r.kernel.org>,
"sboyd@...nel.org" <sboyd@...nel.org>
CC: "linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"mturquette@...libre.com" <mturquette@...libre.com>,
"alexandre.belloni@...tlin.com" <alexandre.belloni@...tlin.com>
Subject: Re: [PATCH] clk: at91: sama7g5: fix parents of PDMCs' GCLK
On 07/03/2022 at 10:47, Claudiu Beznea - M18063 wrote:
> On 04.03.2022 20:26, Codrin Ciubotariu wrote:
>> Audio PLL can be used as parent by the GCLKs of PDMCs.
>>
>> Fixes: cb783bbbcf54 ("clk: at91: sama7g5: add clock support for sama7g5")
>> Signed-off-by: Codrin Ciubotariu <codrin.ciubotariu@...rochip.com>
>
> Reviewed-by: Claudiu Beznea <claudiu.beznea@...rochip.com>
Acked-by: Nicolas Ferre <nicolas.ferre@...rochip.com>
I'm taking this patch for a PR sent to Stephen for 5.18.
Best regards,
Nicolas
>> ---
>> drivers/clk/at91/sama7g5.c | 8 ++++----
>> 1 file changed, 4 insertions(+), 4 deletions(-)
>>
>> diff --git a/drivers/clk/at91/sama7g5.c b/drivers/clk/at91/sama7g5.c
>> index e43458673afb..9a213ba9e58b 100644
>> --- a/drivers/clk/at91/sama7g5.c
>> +++ b/drivers/clk/at91/sama7g5.c
>> @@ -699,16 +699,16 @@ static const struct {
>> { .n = "pdmc0_gclk",
>> .id = 68,
>> .r = { .max = 50000000 },
>> - .pp = { "syspll_divpmcck", "baudpll_divpmcck", },
>> - .pp_mux_table = { 5, 8, },
>> + .pp = { "syspll_divpmcck", "audiopll_divpmcck", },
>> + .pp_mux_table = { 5, 9, },
>> .pp_count = 2,
>> .pp_chg_id = INT_MIN, },
>>
>> { .n = "pdmc1_gclk",
>> .id = 69,
>> .r = { .max = 50000000, },
>> - .pp = { "syspll_divpmcck", "baudpll_divpmcck", },
>> - .pp_mux_table = { 5, 8, },
>> + .pp = { "syspll_divpmcck", "audiopll_divpmcck", },
>> + .pp_mux_table = { 5, 9, },
>> .pp_count = 2,
>> .pp_chg_id = INT_MIN, },
>>
>
--
Nicolas Ferre
Powered by blists - more mailing lists