[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220313115704.301718-1-aford173@gmail.com>
Date: Sun, 13 Mar 2022 06:57:04 -0500
From: Adam Ford <aford173@...il.com>
To: linux-clk@...r.kernel.org
Cc: aford@...conembedded.com, cstevens@...conembedded.com,
Adam Ford <aford173@...il.com>,
Claude Fillion <Claude.Fillion@...inst.com>,
Luca Ceresoli <luca@...aceresoli.net>,
Michael Turquette <mturquette@...libre.com>,
Stephen Boyd <sboyd@...nel.org>, linux-kernel@...r.kernel.org
Subject: [PATCH] clk: vc5: Enable VC5_HAS_PFD_FREQ_DBL on 5p49v6965
The 5p49v6965 has a reference clock frequency doubler.
Enabling it adds versaclock_som.dbl to the clock tree,
but the output frequency remains correct.
Suggested-by: Claude Fillion <Claude.Fillion@...inst.com>
Signed-off-by: Adam Ford <aford173@...il.com>
diff --git a/drivers/clk/clk-versaclock5.c b/drivers/clk/clk-versaclock5.c
index e7be3e54b9be..4d190579e874 100644
--- a/drivers/clk/clk-versaclock5.c
+++ b/drivers/clk/clk-versaclock5.c
@@ -1211,7 +1211,7 @@ static const struct vc5_chip_info idt_5p49v6965_info = {
.model = IDT_VC6_5P49V6965,
.clk_fod_cnt = 4,
.clk_out_cnt = 5,
- .flags = VC5_HAS_BYPASS_SYNC_BIT,
+ .flags = VC5_HAS_BYPASS_SYNC_BIT | VC5_HAS_PFD_FREQ_DBL,
};
static const struct i2c_device_id vc5_id[] = {
--
2.34.1
Powered by blists - more mailing lists