| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <20220317115542.450032-2-krzysztof.kozlowski@canonical.com>
Date: Thu, 17 Mar 2022 12:55:25 +0100
From: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
To: Thomas Gleixner <tglx@...utronix.de>,
Marc Zyngier <maz@...nel.org>,
Rob Herring <robh+dt@...nel.org>,
Krzysztof Kozlowski <krzk+dt@...nel.org>,
Andreas Färber <afaerber@...e.de>,
Manivannan Sadhasivam <mani@...nel.org>,
Linus Walleij <linusw@...nel.org>,
Imre Kaloz <kaloz@...nwrt.org>,
Krzysztof Halasa <khalasa@...p.pl>,
Michael Walle <michael@...le.cc>,
Mark-PK Tsai <mark-pk.tsai@...iatek.com>,
Daniel Palmer <daniel@...ngy.jp>,
Jonathan Neuschäfer <j.neuschaefer@....net>,
Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Nishanth Menon <nm@...com>, Tero Kristo <kristo@...nel.org>,
Santosh Shilimkar <ssantosh@...nel.org>,
Neil Armstrong <narmstrong@...libre.com>,
Dinh Nguyen <dinguyen@...nel.org>,
Cristian Ciocaltea <cristian.ciocaltea@...il.com>,
Joakim Zhang <qiangqing.zhang@....com>,
Lucas Stach <l.stach@...gutronix.de>,
Paul Cercueil <paul@...pouillou.net>,
Jiaxun Yang <jiaxun.yang@...goat.com>,
Claudiu Beznea <claudiu.beznea@...rochip.com>,
Jason Cooper <jason@...edaemon.net>,
Paul Burton <paulburton@...nel.org>,
Thomas Bogendoerfer <tsbogend@...ha.franken.de>,
Birger Koblitz <mail@...ger-koblitz.de>,
Bert Vermeulen <bert@...t.com>,
John Crispin <john@...ozen.org>,
Geert Uytterhoeven <geert+renesas@...der.be>,
Sagar Kadam <sagar.kadam@...ive.com>,
Suman Anna <s-anna@...com>, Lokesh Vutla <lokeshvutla@...com>,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org,
linux-actions@...ts.infradead.org, openbmc@...ts.ozlabs.org,
linux-riscv@...ts.infradead.org, linux-oxnas@...ups.io
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
Subject: [PATCH 01/18] ARM: dts: nspire: use lower case hex addresses in node unit addresses
Convert all hex addresses in node unit addresses to lower case to fix
dt_binding_check and dtc W=1 warnings.
Conversion was done using sed:
$ sed -e 's/@\([a-zA-Z0-9_-]*\) {/@\L\1 {/' -i arch/arm/boot/dts/nspire*
$ sed -e 's/<0x\([a-zA-Z0-9_-]*\) /<0x\L\1 /g' -i arch/arm/boot/dts/nspire*
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@...onical.com>
---
arch/arm/boot/dts/nspire-classic.dtsi | 10 ++---
arch/arm/boot/dts/nspire-cx.dts | 4 +-
arch/arm/boot/dts/nspire.dtsi | 60 +++++++++++++--------------
3 files changed, 37 insertions(+), 37 deletions(-)
diff --git a/arch/arm/boot/dts/nspire-classic.dtsi b/arch/arm/boot/dts/nspire-classic.dtsi
index 41744cc2bc72..01e1bb7c3c6c 100644
--- a/arch/arm/boot/dts/nspire-classic.dtsi
+++ b/arch/arm/boot/dts/nspire-classic.dtsi
@@ -17,7 +17,7 @@ clcd_pads: endpoint {
&fast_timer {
/* compatible = "lsi,zevio-timer"; */
- reg = <0x90010000 0x1000>, <0x900A0010 0x8>;
+ reg = <0x90010000 0x1000>, <0x900a0010 0x8>;
};
&uart {
@@ -30,12 +30,12 @@ &uart {
&timer0 {
/* compatible = "lsi,zevio-timer"; */
- reg = <0x900C0000 0x1000>, <0x900A0018 0x8>;
+ reg = <0x900c0000 0x1000>, <0x900a0018 0x8>;
};
&timer1 {
compatible = "lsi,zevio-timer";
- reg = <0x900D0000 0x1000>, <0x900A0020 0x8>;
+ reg = <0x900d0000 0x1000>, <0x900a0020 0x8>;
};
&keypad {
@@ -66,10 +66,10 @@ ahb {
#address-cells = <1>;
#size-cells = <1>;
- intc: interrupt-controller@...00000 {
+ intc: interrupt-controller@...00000 {
compatible = "lsi,zevio-intc";
interrupt-controller;
- reg = <0xDC000000 0x1000>;
+ reg = <0xdc000000 0x1000>;
#interrupt-cells = <1>;
};
};
diff --git a/arch/arm/boot/dts/nspire-cx.dts b/arch/arm/boot/dts/nspire-cx.dts
index 0c16b04e2744..590b7dff6ae5 100644
--- a/arch/arm/boot/dts/nspire-cx.dts
+++ b/arch/arm/boot/dts/nspire-cx.dts
@@ -92,10 +92,10 @@ ahb {
#address-cells = <1>;
#size-cells = <1>;
- intc: interrupt-controller@...00000 {
+ intc: interrupt-controller@...00000 {
compatible = "arm,pl190-vic";
interrupt-controller;
- reg = <0xDC000000 0x1000>;
+ reg = <0xdc000000 0x1000>;
#interrupt-cells = <1>;
};
diff --git a/arch/arm/boot/dts/nspire.dtsi b/arch/arm/boot/dts/nspire.dtsi
index 90e033d9141f..bb240e6a3a6f 100644
--- a/arch/arm/boot/dts/nspire.dtsi
+++ b/arch/arm/boot/dts/nspire.dtsi
@@ -20,9 +20,9 @@ bootrom: bootrom@0 {
reg = <0x00000000 0x80000>;
};
- sram: sram@...00000 {
+ sram: sram@...00000 {
device = "memory";
- reg = <0xA4000000 0x20000>;
+ reg = <0xa4000000 0x20000>;
};
timer_clk: timer_clk {
@@ -33,12 +33,12 @@ timer_clk: timer_clk {
base_clk: base_clk {
#clock-cells = <0>;
- reg = <0x900B0024 0x4>;
+ reg = <0x900b0024 0x4>;
};
ahb_clk: ahb_clk {
#clock-cells = <0>;
- reg = <0x900B0024 0x4>;
+ reg = <0x900b0024 0x4>;
clocks = <&base_clk>;
};
@@ -71,28 +71,28 @@ ahb {
#size-cells = <1>;
ranges;
- spi: spi@...00000 {
- reg = <0xA9000000 0x1000>;
+ spi: spi@...00000 {
+ reg = <0xa9000000 0x1000>;
};
- usb0: usb@...00000 {
+ usb0: usb@...00000 {
compatible = "lsi,zevio-usb";
- reg = <0xB0000000 0x1000>;
+ reg = <0xb0000000 0x1000>;
interrupts = <8>;
usb-phy = <&usb_phy>;
vbus-supply = <&vbus_reg>;
};
- usb1: usb@...00000 {
- reg = <0xB4000000 0x1000>;
+ usb1: usb@...00000 {
+ reg = <0xb4000000 0x1000>;
interrupts = <9>;
status = "disabled";
};
- lcd: lcd@...00000 {
+ lcd: lcd@...00000 {
compatible = "arm,pl111", "arm,primecell";
- reg = <0xC0000000 0x1000>;
+ reg = <0xc0000000 0x1000>;
interrupts = <21>;
/*
@@ -105,17 +105,17 @@ lcd: lcd@...00000 {
clock-names = "clcdclk", "apb_pclk";
};
- adc: adc@...00000 {
- reg = <0xC4000000 0x1000>;
+ adc: adc@...00000 {
+ reg = <0xc4000000 0x1000>;
interrupts = <11>;
};
- tdes: crypto@...10000 {
- reg = <0xC8010000 0x1000>;
+ tdes: crypto@...10000 {
+ reg = <0xc8010000 0x1000>;
};
- sha256: crypto@...00000 {
- reg = <0xCC000000 0x1000>;
+ sha256: crypto@...00000 {
+ reg = <0xcc000000 0x1000>;
};
apb@...00000 {
@@ -143,16 +143,16 @@ uart: serial@...20000 {
interrupts = <1>;
};
- timer0: timer@...C0000 {
- reg = <0x900C0000 0x1000>;
+ timer0: timer@...c0000 {
+ reg = <0x900c0000 0x1000>;
clocks = <&timer_clk>, <&timer_clk>,
<&timer_clk>;
clock-names = "timer0clk", "timer1clk",
"apb_pclk";
};
- timer1: timer@...D0000 {
- reg = <0x900D0000 0x1000>;
+ timer1: timer@...d0000 {
+ reg = <0x900d0000 0x1000>;
interrupts = <19>;
clocks = <&timer_clk>, <&timer_clk>,
<&timer_clk>;
@@ -171,18 +171,18 @@ rtc: rtc@...90000 {
interrupts = <4>;
};
- misc: misc@...A0000 {
- reg = <0x900A0000 0x1000>;
+ misc: misc@...a0000 {
+ reg = <0x900a0000 0x1000>;
};
- pwr: pwr@...B0000 {
- reg = <0x900B0000 0x1000>;
+ pwr: pwr@...b0000 {
+ reg = <0x900b0000 0x1000>;
interrupts = <15>;
};
- keypad: input@...E0000 {
+ keypad: input@...e0000 {
compatible = "ti,nspire-keypad";
- reg = <0x900E0000 0x1000>;
+ reg = <0x900e0000 0x1000>;
interrupts = <16>;
scan-interval = <1000>;
@@ -191,8 +191,8 @@ keypad: input@...E0000 {
clocks = <&apb_pclk>;
};
- contrast: contrast@...F0000 {
- reg = <0x900F0000 0x1000>;
+ contrast: contrast@...f0000 {
+ reg = <0x900f0000 0x1000>;
};
led: led@...10000 {
--
2.32.0
Powered by blists - more mailing lists