| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20220322073209.26m2udmftiaxxtcq@ti.com>
Date: Tue, 22 Mar 2022 13:02:09 +0530
From: Pratyush Yadav <p.yadav@...com>
To: Michael Walle <michael@...le.cc>
CC: Tudor Ambarus <tudor.ambarus@...rochip.com>,
<miquel.raynal@...tlin.com>, <richard@....at>, <vigneshr@...com>,
<linux-mtd@...ts.infradead.org>, <linux-kernel@...r.kernel.org>,
<nicolas.ferre@...rochip.com>
Subject: Re: [PATCH v2 4/8] mtd: spi-nor: core: Introduce method for RDID op
On 21/03/22 11:56PM, Michael Walle wrote:
> Am 2022-02-28 12:17, schrieb Tudor Ambarus:
> > RDID is used in the core to auto detect the flash, but also by some
> > manufacturer drivers that contain flashes that support Octal DTR mode,
> > so that they can read the flash ID after the switch to Octal DTR was
> > made
> > to test if the switch was successful. Introduce a core method for RDID
> > op
> > to avoid code duplication.
>
> Some or all? Is that specific to the flash or can we just check that
> readid works in spi_nor_octal_dtr_enable()? That way we could also
> just get rid of the proto parameter for the read_id because it can
> be called after we set the reg_proto.
It is specific to the flash. Not all flashes support RDID in 8D mode.
And the RDID command is also different in 8D mode for various flashes.
For example, Micron MT35XU512ABA flash expects 8 dummy cycles and 0
address cycles. Cypress S28HS512T expects 4 address cycles and 3 dummy
cycles.
The octal_dtr_enable hook would know what parameters to use but it is
harder for the core to know since this information is not discoverable
via SFDP.
>
> -michael
>
> >
> > Signed-off-by: Tudor Ambarus <tudor.ambarus@...rochip.com>
> > ---
> > drivers/mtd/spi-nor/core.c | 58 ++++++++++++++++++++++++++------------
> > drivers/mtd/spi-nor/core.h | 9 ++++++
> > 2 files changed, 49 insertions(+), 18 deletions(-)
> >
> > diff --git a/drivers/mtd/spi-nor/core.c b/drivers/mtd/spi-nor/core.c
> > index b1d6fa65417d..281e3d25f74c 100644
> > --- a/drivers/mtd/spi-nor/core.c
> > +++ b/drivers/mtd/spi-nor/core.c
> > @@ -369,6 +369,41 @@ int spi_nor_write_disable(struct spi_nor *nor)
> > return ret;
> > }
> >
> > +/**
> > + * spi_nor_read_id() - Read the JEDEC ID.
> > + * @nor: pointer to 'struct spi_nor'.
> > + * @naddr: number of address bytes to send. Can be zero if the
> > operation
> > + * does not need to send an address.
> > + * @ndummy: number of dummy bytes to send after an opcode or address.
> > Can
> > + * be zero if the operation does not require dummy bytes.
> > + * @id: pointer to a DMA-able buffer where the value of the JEDEC ID
> > + * will be written.
> > + * @reg_proto: the SPI protocol for register operation.
> > + *
> > + * Return: 0 on success, -errno otherwise.
> > + */
> > +int spi_nor_read_id(struct spi_nor *nor, u8 naddr, u8 ndummy, u8 *id,
> > + enum spi_nor_protocol reg_proto)
> > +{
> > + int ret;
> > +
> > + if (nor->spimem) {
> > + struct spi_mem_op op =
> > + SPI_NOR_READID_OP(naddr, ndummy, id, SPI_NOR_MAX_ID_LEN);
> > +
> > + spi_nor_spimem_setup_op(nor, &op, reg_proto);
> > + ret = spi_mem_exec_op(nor->spimem, &op);
> > + } else {
> > + ret = nor->controller_ops->read_reg(nor, SPINOR_OP_RDID, id,
> > + SPI_NOR_MAX_ID_LEN);
> > + }
> > +
> > + if (ret)
> > + dev_dbg(nor->dev, "error %d reading JEDEC ID\n", ret);
> > +
> > + return ret;
> > +}
> > +
> > /**
> > * spi_nor_read_sr() - Read the Status Register.
> > * @nor: pointer to 'struct spi_nor'.
> > @@ -1649,28 +1684,15 @@ static const struct flash_info
> > *spi_nor_match_id(struct spi_nor *nor,
> > return NULL;
> > }
> >
> > -static const struct flash_info *spi_nor_read_id(struct spi_nor *nor)
> > +static const struct flash_info *spi_nor_detect(struct spi_nor *nor)
> > {
> > const struct flash_info *info;
> > u8 *id = nor->bouncebuf;
> > int ret;
> >
> > - if (nor->spimem) {
> > - struct spi_mem_op op =
> > - SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_RDID, 1),
> > - SPI_MEM_OP_NO_ADDR,
> > - SPI_MEM_OP_NO_DUMMY,
> > - SPI_MEM_OP_DATA_IN(SPI_NOR_MAX_ID_LEN, id, 1));
> > -
> > - ret = spi_mem_exec_op(nor->spimem, &op);
> > - } else {
> > - ret = nor->controller_ops->read_reg(nor, SPINOR_OP_RDID, id,
> > - SPI_NOR_MAX_ID_LEN);
> > - }
> > - if (ret) {
> > - dev_dbg(nor->dev, "error %d reading JEDEC ID\n", ret);
> > + ret = spi_nor_read_id(nor, 0, 0, id, nor->reg_proto);
> > + if (ret)
> > return ERR_PTR(ret);
> > - }
> >
> > info = spi_nor_match_id(nor, id);
> > if (!info) {
> > @@ -2900,7 +2922,7 @@ static const struct flash_info
> > *spi_nor_get_flash_info(struct spi_nor *nor,
> > info = spi_nor_match_name(nor, name);
> > /* Try to auto-detect if chip name wasn't specified or not found */
> > if (!info) {
> > - detected_info = spi_nor_read_id(nor);
> > + detected_info = spi_nor_detect(nor);
> > info = detected_info;
> > }
> > if (IS_ERR_OR_NULL(info))
> > @@ -2913,7 +2935,7 @@ static const struct flash_info
> > *spi_nor_get_flash_info(struct spi_nor *nor,
> > if (name && !detected_info && info->id_len) {
> > const struct flash_info *jinfo;
> >
> > - jinfo = spi_nor_read_id(nor);
> > + jinfo = spi_nor_detect(nor);
> > if (IS_ERR(jinfo)) {
> > return jinfo;
> > } else if (jinfo != info) {
> > diff --git a/drivers/mtd/spi-nor/core.h b/drivers/mtd/spi-nor/core.h
> > index b7fd760e3b47..f952061d5c24 100644
> > --- a/drivers/mtd/spi-nor/core.h
> > +++ b/drivers/mtd/spi-nor/core.h
> > @@ -11,6 +11,13 @@
> >
> > #define SPI_NOR_MAX_ID_LEN 6
> >
> > +/* Standard SPI NOR flash operations. */
> > +#define SPI_NOR_READID_OP(naddr, ndummy, buf, len) \
> > + SPI_MEM_OP(SPI_MEM_OP_CMD(SPINOR_OP_RDID, 0), \
> > + SPI_MEM_OP_ADDR(naddr, 0, 0), \
> > + SPI_MEM_OP_DUMMY(ndummy, 0), \
> > + SPI_MEM_OP_DATA_IN(len, buf, 0))
> > +
> > enum spi_nor_option_flags {
> > SNOR_F_HAS_SR_TB = BIT(0),
> > SNOR_F_NO_OP_CHIP_ERASE = BIT(1),
> > @@ -534,6 +541,8 @@ void spi_nor_unlock_and_unprep(struct spi_nor *nor);
> > int spi_nor_sr1_bit6_quad_enable(struct spi_nor *nor);
> > int spi_nor_sr2_bit1_quad_enable(struct spi_nor *nor);
> > int spi_nor_sr2_bit7_quad_enable(struct spi_nor *nor);
> > +int spi_nor_read_id(struct spi_nor *nor, u8 naddr, u8 ndummy, u8 *id,
> > + enum spi_nor_protocol reg_proto);
> > int spi_nor_read_sr(struct spi_nor *nor, u8 *sr);
> > int spi_nor_sr_ready(struct spi_nor *nor);
> > int spi_nor_read_cr(struct spi_nor *nor, u8 *cr);
>
> --
> -michael
--
Regards,
Pratyush Yadav
Texas Instruments Inc.
Powered by blists - more mailing lists