[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <Yjx4/TXKiizuQ+yH@smile.fi.intel.com>
Date: Thu, 24 Mar 2022 15:58:21 +0200
From: Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
To: Daniel Palmer <daniel@...f.com>
Cc: devicetree@...r.kernel.org, linux-serial@...r.kernel.org,
robh+dt@...nel.org, jirislaby@...nel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
romain.perier@...il.com
Subject: Re: [PATCH 2/4] serial: 8250_dw: Add MStar MSC313 quirk
On Thu, Mar 24, 2022 at 09:44:00PM +0900, Daniel Palmer wrote:
> The version of the IP used on the MStar MSC313 and later
> MStar and SigmaStar SoCs has the USR register at a different
> location. Add a quirk for this.
I'm fine with the change if it goes before [1]. Otherwise
you will need to rebase.
[1]: https://lore.kernel.org/linux-serial/20220317174627.360815-1-miquel.raynal@bootlin.com/
--
With Best Regards,
Andy Shevchenko
Powered by blists - more mailing lists