lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 29 Mar 2022 02:15:18 -0700 From: Qing Wang <wangqing@...o.com> To: Catalin Marinas <catalin.marinas@....com>, Will Deacon <will@...nel.org>, Michael Ellerman <mpe@...erman.id.au>, Benjamin Herrenschmidt <benh@...nel.crashing.org>, Paul Mackerras <paulus@...ba.org>, Thomas Gleixner <tglx@...utronix.de>, Ingo Molnar <mingo@...hat.com>, Borislav Petkov <bp@...en8.de>, x86@...nel.org, "H. Peter Anvin" <hpa@...or.com>, Sudeep Holla <sudeep.holla@....com>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, "Rafael J. Wysocki" <rafael@...nel.org>, Peter Zijlstra <peterz@...radead.org>, Juri Lelli <juri.lelli@...hat.com>, Vincent Guittot <vincent.guittot@...aro.org>, Dietmar Eggemann <dietmar.eggemann@....com>, Steven Rostedt <rostedt@...dmis.org>, Ben Segall <bsegall@...gle.com>, Mel Gorman <mgorman@...e.de>, Daniel Bristot de Oliveira <bristot@...hat.com>, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, linuxppc-dev@...ts.ozlabs.org Cc: Wang Qing <wangqing@...o.com> Subject: [PATCH 0/3] support for describing cache topology from DT From: Wang Qing <wangqing@...o.com> We don't know anything about the cache topology info without ACPI, but in fact we can get it from DT like: * cpu0: cpu@000 { * next-level-cache = <&L2_1>; * L2_1: l2-cache { * compatible = "cache"; * next-level-cache = <&L3_1>; * }; * L3_1: l3-cache { * compatible = "cache"; * }; * }; * * cpu1: cpu@001 { * next-level-cache = <&L2_1>; * cpu-idle-states = <&clusteroff_l &mcusysoff * &system_mem &system_pll &system_bus * &s2idle>; * }; * cpu2: cpu@002 { * L2_2: l2-cache { * compatible = "cache"; * next-level-cache = <&L3_1>; * }; * }; * * cpu3: cpu@003 { * next-level-cache = <&L2_2>; * }; Building the cache topology has many benefits, here is a part of useage. Wang Qing (3): sched: topology: add input parameter for sched_domain_flags_f() arch_topology: support for describing cache topology from DT arm64: add arm64 default topology arch/arm64/kernel/smp.c | 56 ++++++++++++++++++++++++++ arch/powerpc/kernel/smp.c | 4 +- arch/x86/kernel/smpboot.c | 8 ++-- drivers/base/arch_topology.c | 89 +++++++++++++++++++++++++++++++++++++++++- include/linux/arch_topology.h | 4 ++ include/linux/sched/topology.h | 10 ++--- kernel/sched/topology.c | 2 +- 7 files changed, 160 insertions(+), 13 deletions(-) -- 2.7.4
Powered by blists - more mailing lists