lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <71e82477-16fb-2e7a-e5a9-e22327f31e77@kernel.org>
Date:   Wed, 30 Mar 2022 13:55:05 +0200
From:   Krzysztof Kozlowski <krzk@...nel.org>
To:     Daniel Lezcano <daniel.lezcano@...aro.org>,
        shruthi.sanil@...el.com, tglx@...utronix.de, robh+dt@...nel.org,
        linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Cc:     andriy.shevchenko@...ux.intel.com, mgross@...ux.intel.com,
        srikanth.thokala@...el.com, lakshmi.bai.raja.subramanian@...el.com,
        mallikarjunappa.sangannavar@...el.com
Subject: Re: [PATCH v10 1/2] dt-bindings: timer: Add bindings for Intel Keem
 Bay SoC Timer

On 30/03/2022 13:44, Daniel Lezcano wrote:
> On 22/03/2022 14:00, shruthi.sanil@...el.com wrote:
>> From: Shruthi Sanil <shruthi.sanil@...el.com>
>>
>> Add Device Tree bindings for the Timer IP, which can be used as
>> clocksource and clockevent device in the Intel Keem Bay SoC.
>>
>> Reviewed-by: Andy Shevchenko <andriy.shevchenko@...el.com>
>> Signed-off-by: Shruthi Sanil <shruthi.sanil@...el.com>
> 
> 
> In order to pick this binding I need an ack from Rob or Krzysztof (added 
> to the recipients)

Rob was looking into this and there were some comments around v8, so I
will leave it to him.


Best regards,
Krzysztof

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ