[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <mhng-fa8b59bd-f4b0-46c4-90e6-4dd41151afc2@palmer-mbp2014>
Date: Fri, 01 Apr 2022 15:26:34 -0700 (PDT)
From: Palmer Dabbelt <palmer@...osinc.com>
To: Rob Herring <robh@...nel.org>
CC: Paul Walmsley <paul.walmsley@...ive.com>, aou@...s.berkeley.edu,
anup@...infault.org, guoren@...nel.org, krzk@...nel.org,
lorenzo.pieralisi@....com, devicetree@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-riscv@...ts.infradead.org
Subject: Re: [PATCH v3] dt-bindings: Fix phandle-array issues in the idle-states bindings
On Fri, 01 Apr 2022 14:39:24 PDT (-0700), Rob Herring wrote:
> On Fri, Apr 1, 2022 at 4:36 PM Palmer Dabbelt <palmer@...osinc.com> wrote:
>>
>> From: Palmer Dabbelt <palmer@...osinc.com>
>>
>> As per 39bd2b6a3783 ("dt-bindings: Improve phandle-array schemas"), the
>> phandle-array bindings have been disambiguated. This fixes the new
>> RISC-V idle-states bindings to comply with the schema.
>>
>> Fixes: 1bd524f7e8d8 ("dt-bindings: Add common bindings for ARM and RISC-V idle states")
>> Signed-off-by: Palmer Dabbelt <palmer@...osinc.com>
>> ---
>> Changes since v2:
>>
>> * Add the missing schema requirement to riscv/cpus.yaml
>>
>> Changes since v1:
>>
>> * Only fix the RISC-V bindings, to avoid a merge conflict.
>>
>> ---
>> .../devicetree/bindings/cpu/idle-states.yaml | 16 ++++++++--------
>> .../devicetree/bindings/riscv/cpus.yaml | 2 ++
>> 2 files changed, 10 insertions(+), 8 deletions(-)
>
> Reviewed-by: Rob Herring <robh@...nel.org>
>
> Thanks for fixing quickly.
Well, sorry for breaking it. I've got the DT checks running locally
now, we've got a handful of errors in RISC-V land. I'll clean those up
and then get something blocking my merges, so stuff like this is less
likely to happen.
Looks like Linus just merged my Part 2, I'll send along the Part 3 just
containing this as a fix.
Powered by blists - more mailing lists