lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <mhng-e799956e-2858-4ab4-9795-1255abc93c39@palmer-mbp2014>
Date:   Fri, 01 Apr 2022 17:21:25 -0700 (PDT)
From:   Palmer Dabbelt <palmer@...osinc.com>
To:     Linus Torvalds <torvalds@...ux-foundation.org>
CC:         linux-riscv@...ts.infradead.org, linux-kernel@...r.kernel.org,
            robh@...nel.org
Subject: [GIT PULL] A single RISC-V fix, ideally for 5.18-rc1

merged tag 'riscv-for-linus-5.18-mw1'
The following changes since commit a3dfc532b8731843c12bdc45e804eacc47e51e50:

  Merge tag 'riscv-for-linus-5.18-mw1' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux (2022-04-01 13:31:57 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux.git tags/riscv-for-linus-5.18-mw2

for you to fetch changes up to 2524257bce43610f5ec14feccbacf7a103cae94a:

  dt-bindings: Fix phandle-array issues in the idle-states bindings (2022-04-01 15:09:50 -0700)

----------------------------------------------------------------
A single RISC-V fix, ideally for 5.18-rc1

* Fix the RISC-V section of the generic CPU idle bindings to comply with
  the recently tightened DT schema.

----------------------------------------------------------------
This is a very recently written, reviewed, and committed patch.  I usually
don't like doing that, as it means it won't round trip through linux-next (and
the automatic builds), but I think this is a good candidate for breaking the
rules: we know this breaks the generic DT schema checks, it's been pretty
extensively reviewed (thanks to Rob for the help), and it's very late already.

We have a handful of other DT schema related failures on RISC-V, but it looks
like those have been around for a while now.  I've got the test running locally
and will chase those around, but this one breaks the generic schema checks so I
figured it's best not to delay.

The caveats about that allyesconfig driver build breakages apply, as they did
this morning.  Otherwise this is still clean.

Sorry for the headaches!

----------------------------------------------------------------
Palmer Dabbelt (1):
      dt-bindings: Fix phandle-array issues in the idle-states bindings

 Documentation/devicetree/bindings/cpu/idle-states.yaml | 16 ++++++++--------
 Documentation/devicetree/bindings/riscv/cpus.yaml      |  2 ++
 2 files changed, 10 insertions(+), 8 deletions(-)

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ