linux-kernel - Re: [PATCH 5/5] mtd: spinand: gigadevice: add support for GD5FxGM7xExxG

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-Id: <20220404084707.1202272-1-miquel.raynal@bootlin.com>
Date:   Mon,  4 Apr 2022 10:47:07 +0200
From:   Miquel Raynal <miquel.raynal@...tlin.com>
To:     Chuanhong Guo <gch981213@...il.com>, linux-mtd@...ts.infradead.org
Cc:     Miquel Raynal <miquel.raynal@...tlin.com>,
        Richard Weinberger <richard@....at>,
        Vignesh Raghavendra <vigneshr@...com>,
        Reto Schneider <reto.schneider@...qvarnagroup.com>,
        Frieder Schrempf <frieder.schrempf@...tron.de>,
        Stefan Roese <sr@...x.de>,
        linux-kernel@...r.kernel.org (open list)
Subject: Re: [PATCH 5/5] mtd: spinand: gigadevice: add support for GD5FxGM7xExxG

On Sun, 2022-03-20 at 10:00:01 UTC, Chuanhong Guo wrote:
> Add support for:
>  GD5F{1,2}GM7{U,R}ExxG
>  GD5F4GM8{U,R}ExxG
> 
> These are new 27nm counterparts for the GD5FxGQ4 chips from GigaDevice
> with 8b/512b on-die ECC capability.
> These chips (and currently supported GD5FxGQ5 chips) have QIO DTR
> instruction for reading page cache. It isn't added in this patch because
> I don't have a DTR spi controller for testing.
> 
> Signed-off-by: Chuanhong Guo <gch981213@...il.com>

Applied to https://git.kernel.org/pub/scm/linux/kernel/git/mtd/linux.git nand/next, thanks.

Miquel