linux-kernel - Re: [PATCH 4/8] dt-bindings: reset: add sama7g5 definitions

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Tue, 5 Apr 2022 15:39:05 +0000
From:   <Claudiu.Beznea@...rochip.com>
To:     <p.zabel@...gutronix.de>, <robh+dt@...nel.org>,
        <Nicolas.Ferre@...rochip.com>, <alexandre.belloni@...tlin.com>,
        <sre@...nel.org>
CC:     <linux-arm-kernel@...ts.infradead.org>,
        <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
        <linux-pm@...r.kernel.org>
Subject: Re: [PATCH 4/8] dt-bindings: reset: add sama7g5 definitions

On 05.04.2022 18:09, Philipp Zabel wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
> 
> On Di, 2022-04-05 at 14:27 +0300, Claudiu Beznea wrote:
>> Add reset bindings for SAMA7G5. At the moment only USB PHYs are
>> included.
> 
> What do you mean by "at the moment only USB PHYs are included"? Are
> those the only reset controls on sama7g5 and later hardware might have
> more?

There are 2 more resets one for DDR controller and one for DDR PHY
controller. Those 2 controllers have no drivers in Linux at the moment (and
probably will never have). These 2 extra resets are controlled in the RAM
initialization phase by bootloaders.

Thank you,
Claudiu Beznea

> 
> regards
> Philipp