lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 6 Apr 2022 13:51:37 -0500 From: Rob Herring <robh@...nel.org> To: Sumit Gupta <sumitg@...dia.com> Cc: sanjayc@...dia.com, bbasu@...dia.com, linux-tegra@...r.kernel.org, ksitaraman@...dia.com, treding@...dia.com, jonathanh@...dia.com, devicetree@...r.kernel.org, robh+dt@...nel.org, linux-pm@...r.kernel.org, linux-kernel@...r.kernel.org, rafael@...nel.org, viresh.kumar@...aro.org, krzk+dt@...nel.org Subject: Re: [Patch v4 1/4] dt-bindings: Document Tegra CCPLEX Cluster On Tue, 05 Apr 2022 18:31:16 +0530, Sumit Gupta wrote: > The Tegra CPU COMPLEX CLUSTER area contains memory-mapped > registers that initiate CPU frequency/voltage transitions. > > Signed-off-by: Sumit Gupta <sumitg@...dia.com> > --- > .../tegra/nvidia,tegra-ccplex-cluster.yaml | 52 +++++++++++++++++++ > 1 file changed, 52 insertions(+) > create mode 100644 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra-ccplex-cluster.yaml > Reviewed-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists