[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <42c1968a-c966-2104-9e39-f46b491462ca@microchip.com>
Date: Thu, 7 Apr 2022 12:26:08 +0000
From: <Tudor.Ambarus@...rochip.com>
To: <Kavyasree.Kotagiri@...rochip.com>, <arnd@...db.de>,
<robh+dt@...nel.org>, <krzk+dt@...nel.org>,
<alexandre.belloni@...tlin.com>, <olof@...om.net>,
<soc@...nel.org>, <Nicolas.Ferre@...rochip.com>
CC: <linux-arm-kernel@...ts.infradead.org>,
<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
<UNGLinuxDriver@...rochip.com>, <Manohar.Puri@...rochip.com>
Subject: Re: [PATCH 2/2] ARM: dts: lan966x-pcb8291: Add QSPI0 and SPI NOR
memory nodes
On 4/7/22 13:58, Kavyasree Kotagiri wrote:
> Enable QSPI0 controller and sst26vf016b SPI-NOR flash present on it.
>
> Signed-off-by: Kavyasree Kotagiri <kavyasree.kotagiri@...rochip.com>
> ---
> arch/arm/boot/dts/lan966x-pcb8291.dts | 15 +++++++++++++++
> 1 file changed, 15 insertions(+)
>
> diff --git a/arch/arm/boot/dts/lan966x-pcb8291.dts b/arch/arm/boot/dts/lan966x-pcb8291.dts
> index 3281af90ac6d..99d96d46661d 100644
> --- a/arch/arm/boot/dts/lan966x-pcb8291.dts
> +++ b/arch/arm/boot/dts/lan966x-pcb8291.dts
> @@ -62,3 +62,18 @@
> &watchdog {
> status = "okay";
> };
> +
> +&qspi0 {
> + status = "okay";
> +
> + spi-flash@0 {
> + compatible = "jedec,spi-nor";
> + reg = <0>;
> + spi-max-frequency = <20000000>;
You should describe the flash's maximum frequency:
• High-Speed Clock Frequency:
- 2.7V-3.6V: 104 MHz maximum
- 2.3V-3.6V: 80 MHz maximum
https://ww1.microchip.com/downloads/aemDocuments/documents/MPD/ProductDocuments/DataSheets/SST26VF016B-2.5V-3.0V-16-Mbit-Serial-Quad-IO-%28SQI%29-Flash-Memory-20005262G.pdf
> + #address-cells = <1>;
> + #size-cells = <1>;
> + spi-tx-bus-width = <4>;
> + spi-rx-bus-width = <4>;
> + m25p,fast-read;
> + };
> +};
Powered by blists - more mailing lists