[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220412100713.1415094-1-apatel@ventanamicro.com>
Date: Tue, 12 Apr 2022 15:37:07 +0530
From: Anup Patel <apatel@...tanamicro.com>
To: Paolo Bonzini <pbonzini@...hat.com>,
Atish Patra <atishp@...shpatra.org>
Cc: Palmer Dabbelt <palmer@...belt.com>,
Paul Walmsley <paul.walmsley@...ive.com>,
Alistair Francis <Alistair.Francis@....com>,
Anup Patel <anup@...infault.org>, kvm@...r.kernel.org,
kvm-riscv@...ts.infradead.org, linux-riscv@...ts.infradead.org,
linux-kernel@...r.kernel.org, Anup Patel <apatel@...tanamicro.com>
Subject: [PATCH 0/6] KVM RISC-V Sv57x4 support and HFENCE improvements
This series adds Sv57x4 support for KVM RISC-V G-stage and various
HFENCE related improvements.
These patches can also be found in riscv_kvm_sv57_plus_v1 branch at:
https://github.com/avpatel/linux.git
Anup Patel (6):
RISC-V: KVM: Use G-stage name for hypervisor page table
RISC-V: KVM: Add Sv57x4 mode support for G-stage
RISC-V: KVM: Treat SBI HFENCE calls as NOPs
RISC-V: KVM: Introduce range based local HFENCE functions
RISC-V: KVM: Reduce KVM_MAX_VCPUS value
RISC-V: KVM: Add remote HFENCE functions based on VCPU requests
arch/riscv/include/asm/csr.h | 1 +
arch/riscv/include/asm/kvm_host.h | 119 ++++++--
arch/riscv/kvm/main.c | 11 +-
arch/riscv/kvm/mmu.c | 264 ++++++++---------
arch/riscv/kvm/tlb.S | 74 -----
arch/riscv/kvm/tlb.c | 456 ++++++++++++++++++++++++++++++
arch/riscv/kvm/vcpu.c | 34 ++-
arch/riscv/kvm/vcpu_exit.c | 6 +-
arch/riscv/kvm/vcpu_sbi_replace.c | 40 ++-
arch/riscv/kvm/vcpu_sbi_v01.c | 35 ++-
arch/riscv/kvm/vm.c | 8 +-
arch/riscv/kvm/vmid.c | 30 +-
12 files changed, 791 insertions(+), 287 deletions(-)
delete mode 100644 arch/riscv/kvm/tlb.S
create mode 100644 arch/riscv/kvm/tlb.c
--
2.25.1
Powered by blists - more mailing lists