[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <20220412034957.1481088-1-guoren@kernel.org>
Date: Tue, 12 Apr 2022 11:49:54 +0800
From: guoren@...nel.org
To: guoren@...nel.org, arnd@...db.de, palmer@...belt.com,
mark.rutland@....com, will@...nel.org, peterz@...radead.org,
boqun.feng@...il.com
Cc: linux-arch@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-riscv@...ts.infradead.org, Guo Ren <guoren@...ux.alibaba.com>
Subject: [PATCH V2 0/3] riscv: atomic: Optimize AMO instructions usage
From: Guo Ren <guoren@...ux.alibaba.com>
These patch series contain one cleanup and some optimizations for
atomic operations.
Changes in V2:
- Fixup LR/SC memory barrier semantic problems which pointed by
Rutland
- Combine patches into one patchset series
- Separate AMO optimization & LRSC optimization for convenience
patch review
Guo Ren (3):
riscv: atomic: Cleanup unnecessary definition
riscv: atomic: Optimize acquire and release for AMO operations
riscv: atomic: Optimize memory barrier semantics of LRSC-pairs
arch/riscv/include/asm/atomic.h | 70 ++++++++++++++++++++++++++++++--
arch/riscv/include/asm/cmpxchg.h | 42 +++++--------------
2 files changed, 76 insertions(+), 36 deletions(-)
--
2.25.1
Powered by blists - more mailing lists